





ScoringIndicators


COURSENAME: DIGITAL ELECTRONICS

COURSECODE: REV (21)-3044

QID: 2110220227

QNo	ScoringIndicators	Splitscore	SubTotal	Totalscore
	PART A			9
I.1	15 ₁₆		1	
I.2	0101		1	
I.3	NAND  NOR  any one		1	
I.4	FCL		1	
I.5	Two		1	
I.6	Sequential circuits		1	
I.7	One input line and one output line		1	
I.8	Asynchronous counter		1	
I.9	RAM		1	
	PART B			24
II.1	<div style="display: flex; justify-content: space-around;"> <div style="text-align: left;"> <p>AC₆ 1010 1100 0110</p> <p>9B 1001 1011</p> <hr style="width: 100%;"/> <p>101101100001</p> <p>Ans: B61₁₆</p> </div> <div style="text-align: left;"> <p>B₅₉ 1011 0101 1001</p> <p>64 0110 0100</p> <hr style="width: 100%;"/> <p>1011 1011 1101</p> <p>Ans: BBD₁₆</p> </div> </div>	1.5x2	3	
II.2	 	1.5x2	3	

II.3



$$Y_{min} = A\bar{B} + \bar{A}B + \bar{B}C$$

OR

$$Y_{min} = A\bar{B} + \bar{A}B + \bar{A}C$$

1

2

3


II.4

Fan in = 8
 Fan out = 10
 Noise Margin = 0.4V
 Propagation Delay = 9ns
 Power Dissipation = 10mW/gate

1x3


3

II.5



$$Z = D_0 \text{ when } S_0 = 0$$


$$= D_1 \text{ when } S_0 = 1$$



1+2

3

II.6



3

3

PART C

III

(i)

$$\begin{array}{r}
 1011 \times \\
 \underline{110} \\
 0000 \\
 1811 \\
 \underline{1811} \\
 \hline
 \underline{\underline{000010}}
 \end{array}$$

(ii) $46 = 0010\ 1110$
 $14 = 0000\ 1110$
 $-14 = 1111\ 0010$
 $46 + (-14)$

$$\begin{array}{r}
 0010\ 1110 \\
 1111\ 0010 \\
 \hline
 \textcircled{0010\ 0000}
 \end{array}$$

ignore carry. MSB is zero
 answer is the
 Answer = $(0010\ 0000)_2$
 = $(32)_{10}$

(iii) $(2AB)_{16}$

2 A B
 0010 1010 1011

IV

AB \ CD	00	01	11	10
00		1		
01	1	X	1	
11		1	X	X
10				1

$F_{min} = BD + AC\bar{D} + \bar{A}\bar{C}D + \bar{A}B\bar{C}$

V

2 bit Gray		2 bit Binary	
G ₂	G ₁	B ₂	B ₁
0	0	0	0
0	1	0	1
1	1	1	0
1	0	1	1

2+2+3

7

7


4

3

7

2

11.7



Applications
: Switch


C	T	Q _n	Q _{n+1}	state
↑	0	0	0	NC
↑	0	1	1	NC
↑	1	0	1	Toggle
↑	1	1	0	Toggle
0	x	0	0	NC
0	x	1	1	NC

NC → No change.

1+1+1

3

11.8



3

3

11.9

- ① Design is simple
- ② Implementation is simple
- ③ All Flip Flops are not clocked simultaneously.
- ④ Output of first flip flop drives the clock for second, and so on
- ⑤ Their speed is low.

1x3

3

11.10

PROM : Programmable Read Only Memory.
Done by user once

EPROM: Erasable Programmable
Read Only Memory.
Several times Programmable.
Erasing is done by using
UV light

1

2

3


	C_1	B_1
G_2	0	1
0		1
1	1	

	C_1	B_2
G_2	0	1
0		
1	1	1

$$B_1 = C_2 \bar{C}_1 + \bar{C}_2 C_1$$

$$= C_2 \oplus C_1$$

$$B_2 = C_2 C_1$$



2

3

VI

Inputs			Outputs							
A	B	C	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

$$D_0 = \bar{A} \bar{B} \bar{C}, D_1 = \bar{A} \bar{B} C, D_2 = \bar{A} B \bar{C}, D_3 = \bar{A} B C$$

$$D_4 = A \bar{B} \bar{C}, D_5 = A \bar{B} C, D_6 = A B \bar{C}, D_7 = A B C$$

3


7

VII

External input	Present State	Next State	Flip flop inputs	
T	Q_n	Q_{n+1}	J	K
0	0	0	0	X
0	1	1	X	0
1	0	1	1	X
1	1	0	X	1

3+4

7



3

XII

RAM (Random Access Memory; Read/write memory, temporary storage of Program and data, They are volatile, lose data when power failure occurs.

3

SRAM (Static RAM)

Memory cells are flip flops, store bits Available both in bipolar and MOS technologies.


2

DRAM (Dynamic RAM)

store Data as charges on capacitor. Periodical refreshment is needed

2


XIII




3

After pulses	State			R
	Q ₃	Q ₂	Q ₁	
0	0	0	0	0
1	0	0	0	0
2	0	0	0	0
3	0	0	0	0
4	0	0	0	0
5	0	0	0	0
6	0	0	0	0
7	0	0	0	0


3





$J = T$



$K = T$



VIII




State Diagram

Explanation

Qp of first flip flop is the ip of second and so on. Input of first flip flop is the complemented output of last flip flop.

IX



Logic Diagram

C	J	K	Q _n	Q _{n+1}	State
↑	0	0	0	0	No change
↑	0	0	1	1	No change
↑	0	1	0	0	Reset
↑	0	1	1	0	Reset
↑	1	0	0	1	Set
↑	1	0	1	1	Set
↑	1	1	0	1	Toggle
↑	1	1	1	0	Toggle
0	x	x	0	1	No change
0	x	x	1	1	No change


Truth Table

Explanation

3

1

X




Explanation: Assuming a 4 bit input of any combination and defining the four outputs after each clock.

4

3

XI



Explanation:-

Explanation regarding the clk

3

1

$$R = Q_3 Q_2, \bar{R} = Q_3 \bar{Q}_2$$

Explanation: Since Mod 6, only 6 states, counts from 0 to 5, when the next count is going to 6, it resets and start from initial state

XIV

PS			NS			Required Excitations					
Q_3	Q_2	Q_1	Q_3	Q_2	Q_1	\bar{J}_3	k_3	\bar{J}_2	k_2	\bar{J}_1	k_1
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	0	1	1	0	X	X	0	1	X
0	1	1	1	0	0	1	X	X	1	X	1
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	1	1	0	X	0	1	X	X	1
1	1	0	1	1	1	X	0	X	0	1	X
1	1	1	0	0	0	X	1	X	1	X	1

Excitation Table

Q_3	Q_2	Q_1	
	00	01	11
0			1
1	X	X	X

Q_3	Q_2	Q_1	
	00	01	11
0	X	X	1
1			

Q_3	Q_2	Q_1	
	00	01	11
0		1	X
1		1	X

Q_3	Q_2	Q_1	
	00	01	11
0	X	X	1
1	X	X	1

$$\bar{J}_1 = k_1 = 1$$

3

4

7