

SET 1

Scoring Indicators



COURSE NAME: COMPUTER ORGANISATION

COURSE CODE:3131


QID: 2110220197



Q. No	Scoring Indicators	Split Score	Sub Total	Total Score
PART A				9
I. 1	Redundant Array of Independent Disks	1	1	1
I. 2	Electrically Erasable Programmable Read-Only Memory is a user-modifiable ROM.	1	1	1
I. 3	Impact and Non-Impact	0.5x2 = 1	1	1
I. 4	Peripheral Component Interconnect (PCI)	1	1	1
I. 5	<ul style="list-style-type: none"> • Program Counter (PC) • Memory Address Register (MAR) • Memory Data Register (MDR) • Instruction register (IR) 	0.5x2 =1 (Any two)	1	1
I. 6	Microprogram counter is used to read control words sequentially from the control store.	1	1	1
I. 7	Control Word(CW) is a word whose individual bits represent various control-signals such as Add, PCin etc.	1	1	1
I. 8	A microprocessor is an integrated circuit designed to function as the CPU of a microcomputer.	1	1	1
I. 9	BP – Base Pointer and SP – Stack Pointer	0.5x2=1	1	1
PART B				24
II. 01	<p>STATIC RAM</p> <ul style="list-style-type: none"> • Capable of retaining their state as long as power is applied. • SRAMs are volatile memories. • Very low power consumption. • Static RAMs can be accessed very quickly. 			

	<p>DYNAMIC RAMS</p> <ul style="list-style-type: none"> Information is stored in a cell is in the form of charge in a capacitor. Contents must be periodically refreshed to retain the information stored. Less expensive. High density. 	1.5x2=3 Any 3 Points from each Section.	3	3												
II. 02	<p>RAID 0: Striping</p> <p>RAID 1: Mirroring</p> <p>RAID 2: Bit-Level Striping with Dedicated Hamming-Code Parity</p> <p>RAID 3: Bit-Level Striping with Dedicated Parity</p> <p>RAID 4: Block-Level Striping with Dedicated Parity</p> <p>RAID 5: Striping with Parity</p> <p>RAID 6: Striping with Double Parity</p>	1x3=3 Expln. of Any 3	3	3												
II. 03	<ul style="list-style-type: none"> Provide a simple, low-cost, and easy to use interconnection system that overcomes the difficulties due to the limited number of i/o ports. Accommodate a wide range of I/O devices and bit rates, including Internet connections, and audio and video applications. Enhance user convenience through a “plug-and-play” mode of operation. 	3x1=3	3	3												
II. 04	<table border="1"> <thead> <tr> <th>Step</th> <th>Action</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>$PC_{out}, MAR_{in}, Read, Select4, Add, Z_{in}$</td> </tr> <tr> <td>2</td> <td>$Z_{out}, PC_{in}, Y_{in}, WMFC$</td> </tr> <tr> <td>3</td> <td>MDR_{out}, IR_{in}</td> </tr> <tr> <td>4</td> <td>$Offset-field-of-IR_{out}, Add, Z_{in}$</td> </tr> <tr> <td>5</td> <td>Z_{out}, PC_{in}, End</td> </tr> </tbody> </table> <p>Step 1-3: Fetch phase - loads the instruction to IR. Step 4: The offset-value is extracted from IR by instruction-decoding circuit.</p>	Step	Action	1	$PC_{out}, MAR_{in}, Read, Select4, Add, Z_{in}$	2	$Z_{out}, PC_{in}, Y_{in}, WMFC$	3	MDR_{out}, IR_{in}	4	$Offset-field-of-IR_{out}, Add, Z_{in}$	5	Z_{out}, PC_{in}, End	3	3	3
Step	Action															
1	$PC_{out}, MAR_{in}, Read, Select4, Add, Z_{in}$															
2	$Z_{out}, PC_{in}, Y_{in}, WMFC$															
3	MDR_{out}, IR_{in}															
4	$Offset-field-of-IR_{out}, Add, Z_{in}$															
5	Z_{out}, PC_{in}, End															


	<p>Since the updated value of PC is already available in register Y, the offset X is gated onto the bus, and an addition operation is performed.</p> <p>Step 5: The result, which is the branch target address, is loaded into the PC.</p>			
<p>II. 05</p>	<p>Pipelining is a process of executing instructions concurrently. Let F_i and E_i refer to the fetch and execute steps for instruction I_i. Execution of a program consists of a sequence of fetch and execute steps, as shown below,</p>  <p>(a) Sequential execution</p> <p>This fetching and executing phases can be operated in an overlapped way. That is when the execution unit is executing the current instruction, the fetch unit can fetch the next instruction. This is basic idea of instruction pipelining.</p>  <p>(c) Pipelined execution</p> <p>Pipeline Performance</p> <p>The performance increase is proportional to the number of pipeline stages. In this example (Two stage), in each clock cycle, one instruction is completed execution, which means the rate of instruction processing is doubled.</p>	<p>2 Defn. & Expln.</p> <p>3</p> <p>3</p> <p>1</p>	<p>3</p> <p>3</p>	<p>3</p>
<p>II. 06</p>	<p>To fetch instruction/data from memory,</p> <ol style="list-style-type: none"> 1. Processor transfers required address to MAR. $MAR \leftarrow Address$ 2. Processor issues Read signal on control-lines of 	<p>3</p>		

	<p>memory-bus.</p> <p>3. Wait for the MFC response from memory.</p> <p>4. Load MDR from memory bus.</p> <p>5. From MDR, they are transferred to IR or other registers. $IR \leftarrow [MDR]$</p>		3	3
II. 07	<p>The execution of instruction involves,</p> <p>1. Fetch Phase: Load the instruction pointed by the PC to instruction register. $IR \leftarrow [PC]$</p> <p>2. Execution Phase: Carry out the operation specified by the instruction in the IR and it may store data from processor registers to memory locations.</p>	1.5x2=3	3	3
II. 08	<ul style="list-style-type: none"> • It has an instruction queue capable of storing six instruction bytes. • It is the first 16-bit processor having 16-bit ALU, 16-bit registers, internal data bus, and 16-bit external data bus resulting in faster processing. • 8086 has 20-bit address bus. • 8086 can access up to 1 Mb of memory. • It is available in 3 versions based on the frequency of operation – 8086 → 5MHz, 8086-2 → 8MHz and 8086-1 → 10 MHz • It uses two stages of pipelining, i.e. fetch Stage and Execute Stage. • It has 256 vectored interrupts etc. 	Any three 1x3=3	3	3
II. 09	<p>A multi-core processor is an integrated circuit with two or more processor cores attached to it for faster simultaneous processing of several tasks, reduced power consumption, and for greater performance.</p> <p>Identical cores within the same chip forms a homogeneous multicore, whereas non identical cores constitute heterogeneous multicore processor.</p>	1 Defn. 1x2=2	3	3

II. 10	<p>There are 3 control flags in 8086 for enabling or disabling certain operations of the microprocessor.</p> <ol style="list-style-type: none"> Directional Flag (D) – This flag is specifically used in string instructions. If set (1), then access the string data from higher memory location towards lower memory location, else from lower memory location towards higher memory location. Interrupt Flag (I) – This flag is for interrupts. If set (1), the microprocessor will recognize interrupt requests from the peripherals, else will not recognize any interrupt requests and will ignore them. Trap Flag (T) – This flag is used for on-chip debugging. Setting trap flag puts the microprocessor into single step mode for debugging. 	3x1=3	3	3
PART C				42
III. 01	<div style="text-align: center;">  </div> <p>Input Unit: Computers accept coded information through input units. The most common input device is the keyboard.</p> <p>Memory Unit : The function of the memory unit is to store programs and data. There are two classes of storage, called primary and secondary.</p> <p>Arithmetic and Logic Unit : Most computer operations are executed in the arithmetic and logic unit (ALU) of the processor.</p> <p>Output Unit : The output unit is the counterpart of the input unit. Its function is to send processed results to the outside world. Example Printer, Monitor etc.</p> <p>Control Unit : Control unit coordinates all the operation of the above mentioned units.</p>	2 Figure	7	7
1x5=5 Function s				

<p>III. 02</p>	 <table border="1" data-bbox="319 571 1021 896"> <thead> <tr> <th>Memory</th> <th>Speed</th> <th>Size</th> <th>Cost</th> </tr> </thead> <tbody> <tr> <td>Registers</td> <td>Very high</td> <td>Lower</td> <td>Very Lower</td> </tr> <tr> <td>Primary cache</td> <td>High</td> <td>Lower</td> <td>Low</td> </tr> <tr> <td>Secondary cache</td> <td>Low</td> <td>Low</td> <td>Low</td> </tr> <tr> <td>Main memory</td> <td>Lower than Secondary cache</td> <td>High</td> <td>High</td> </tr> <tr> <td>Secondary Memory</td> <td>Very low</td> <td>Very High</td> <td>Very High</td> </tr> </tbody> </table>	Memory	Speed	Size	Cost	Registers	Very high	Lower	Very Lower	Primary cache	High	Lower	Low	Secondary cache	Low	Low	Low	Main memory	Lower than Secondary cache	High	High	Secondary Memory	Very low	Very High	Very High	<p>Figure 2.5</p> <p>Comparison Speed Size Cost 1.5x3=4.5</p>	<p>7</p>	<p>7</p>
Memory	Speed	Size	Cost																									
Registers	Very high	Lower	Very Lower																									
Primary cache	High	Lower	Low																									
Secondary cache	Low	Low	Low																									
Main memory	Lower than Secondary cache	High	High																									
Secondary Memory	Very low	Very High	Very High																									
<p>III. 03</p>	 <p>In most computer systems, the physical main memory is not as large as the address space of the processor. If a program does not completely fit into the main memory, the parts of it not currently being executed are stored on a secondary storage device. As these parts are needed for execution, they must first be brought into the main memory, possibly replacing other parts that are already in</p>	<p>Figure 3</p> <p>Expln. 4</p>	<p>7</p>	<p>7</p>																								

	<p>the memory. The binary addresses that the processor issues for either instructions or data are called virtual or logical addresses. These addresses are translated into physical addresses by a combination of hardware and software actions.</p> <p>Figure shows a typical organization that implements virtual memory. A special hardware unit, called the Memory Management Unit (MMU), keeps track of which parts of the virtual address space are in the physical memory. When the desired data or instructions are in the main memory, the MMU translates the virtual address into the corresponding physical address.</p>			
<p>III. 04</p>	<ul style="list-style-type: none"> • Platters: Disk <i>platter</i> has a flat circular shape. Its two surfaces are covered with a magnetic material and information is recorded on the surfaces. The disk surface is logically divided into <i>tracks</i>, which are subdivided into <i>sectors</i>. • Head: It is a device present on the arm of the hard drive that reads or writes data on the magnetic platters. • Spindle: It is the spinning shaft on which holds the platters in a fixed position such that it is feasible for the read/write arms to get the data on the disks. • Actuator: It is a device, consisting of the read-write head that moves over the hard disk. 	<p>Names 1</p> <p>Expln 1.5x4=6</p>	<p>7</p>	<p>7</p>
<p>III. 05</p>	<p>Figure illustrates the interfacing of I/O devices. The address decoder enables the device to recognize its address when this address appears in the address line. The data register holds the data being transferred to or from the processor. The status register contains status information of the operation.</p> <p>Program-Controlled I/O: Program-Controlled I/O repeatedly checks (polls) the status flag of the device to achieve the required synchronization between the processor</p>	<p>3</p>		

	via MDR and MAR respectively. Data may be loaded into MDR either from memory-bus (external) or from processor-bus (internal).			
III. 10	 <p>Control-signals are generated by a program similar to machine language programs. Control Word(CW) is a word whose individual bits represent various control-signals (like Add, PCin etc). Individual control-words in microroutine are referred to as microinstructions. A sequence of CWs corresponding to control-sequence of a machine instruction constitutes the microroutine. The microroutines for all instructions in the instruction-set of a computer are stored in a special memory called the Control Store (CS).</p> <p>Control-unit generates control-signals for any instruction by sequentially reading CWs of corresponding microroutine from CS. μPC is used to read CWs sequentially from CS.</p> <p>Every time new instruction is loaded into IR, o/p of Starting Address Generator is loaded into μPC. Then, μPC is automatically incremented by clock, causing successive microinstructions to be read from CS.</p>	3	7	7
III. 11	<p>General Purpose registers labeled as AX,BX,CX,DX</p> <p>AX (Accumulator) -This is accumulator register. It is of 16 bits and is divided into two 8-bit registers AH and AL to also perform 8-bit instructions. It is used in arithmetic, logic and data transfer instructions</p>	Names 1		

