


SCHEME OF VALUATION  
Scoring Indicators

Revision: 2015 Course code: 3042  
Course Title: DIGITAL ELECTRONICS

Qn. No.	Scoring indicator	Split up score	Subtotal	Total																			
	<u>PART - A</u>																						
I 1.	$(111000)_2 \Rightarrow 1 \times 2^5 + 1 \times 2^4 + 1 \times 2^3 + 0 + 0 + 0$ $= 32 + 16 + 8 + 0 = (56)_{10}$	2	2	2																			
2.	2 i/p EX-OR gate  (symbol)	<u>Truth Table</u> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="2">i/p</th> <th>o/p</th> </tr> <tr> <th>A</th> <th>B</th> <th>Y</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	i/p		o/p	A	B	Y	0	0	0	0	1	1	1	0	1	1	1	0	1+1	2	2
i/p		o/p																					
A	B	Y																					
0	0	0																					
0	1	1																					
1	0	1																					
1	1	0																					
3.	Fan out is defined as number of similar gates that a logic gate can drive.	2	2	2																			
4.	Applications of shift register * To provide time delay * Keyboard Encoder * Ring counter * Serial to parallel and parallel to serial data conversion	0.5x4	2	2																			
5.	• Counter (Ramp) type ADC • Successive approximation ADC • Dual slope integration type & flash ADC	0.5x4	2	2																			

SCHEME OF VALUATION  
Scoring Indicators

Course code: 3042  
Course Title:


Revision: 2015

Qn. No.	Scoring indicator	Split up score	Subtotal	Total
<b>PART B</b>				
II 1.	<p><b>Demorgan's Theorems :</b></p> <ul style="list-style-type: none"> <li>• First theorem states that Complement of a product is equal to sum of complements. i.e, <math>\overline{A \cdot B} = \overline{A} + \overline{B}</math></li> <li>• Second theorem states that the Complement of sum is equal to the product of complements. i.e, <math>\overline{A + B} = \overline{A} \cdot \overline{B}</math></li> </ul> <p>where A and B are variables</p>	<p>3 3</p> <p>3 3</p>	<p>3+3=6</p>	<p>6</p>
2.	<p>• Binary code is a coding system that uses the binary digits 0 and 1 to represent a letter, digit or other character in a computer or in other electronic device.</p> <ul style="list-style-type: none"> <li>• Binary codes are further classified into (i) weighted code — which assigns specific weight to each bit position. eg: BCD, binary codes.</li> <li>(ii) Non weighted code — which assigns no specific weights to bit position. eg: Excess - 3 code and gray code</li> </ul>	<p>2</p> <p>2</p> <p>2</p>	<p>2+2+2</p>	<p>6</p>


SCHEME OF VALUATION  
Scoring Indicators

Course code: 3042  
Course Title:

Revision: 2015

Qn. No.	Scoring indicator	Split up score	Subtotal	Total																								
II.3.	<p><u>Half Subtractor</u> Truth table is shown below</p> <table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th colspan="2">Input</th> <th colspan="2">Output</th> </tr> <tr> <th>X</th> <th>Y</th> <th>D</th> <th>B</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> </tbody> </table> <p>Expression for Difference, <math>D = X\bar{Y} + \bar{X}Y</math> <math>= X \oplus Y</math></p> <p>and for Borrow is, <math>B = \bar{X}.Y</math></p> <p>Logic diagram is given below</p> 	Input		Output		X	Y	D	B	0	0	0	0	0	1	1	1	1	0	1	0	1	1	0	0	2		
Input		Output																										
X	Y	D	B																									
0	0	0	0																									
0	1	1	1																									
1	0	1	0																									
1	1	0	0																									
		2																										
		2	2+2+2	6																								
II.4.	<p><u>ECL features :</u></p> <p>(i) Logic levels are normally <math>-0.8V</math> (logic 1) and <math>-1.70V</math> (logic 0)</p> <p>(ii) Switching speed is very high because transistors never saturate.</p>																											

SCHEME OF VALUATION  
Scoring Indicators

Qn. No.	Scoring indicator	Split up score	Subtotal	Total
	<p>Course code: 3042</p> <p>Course Title:</p> <p style="text-align: right;">Revision: 2015</p>			
	<p>(iii) Typical Power dissipation for a basic ECL gate is 40 mW.</p> <p>(iv) Fan-outs are typically around 25</p> <p><u>CMOS Features:</u></p> <p>(i) Low power consumption (10mW)</p> <p>(ii) Small propagation delay (25ns to 150ns)</p> <p>(iii) High Noise margin (45% of V<sub>DD</sub>)</p> <p>(iv) Large Fan out capability (&gt;50)</p>	3		
II 5.	<p>Circuit diagram of SR Flipflop using NAND gates only is shown below:</p>  <p>• When clock is zero, <math>\bar{S}=1</math> &amp; <math>\bar{R}=1</math> Therefore there is no change in o/p.</p> <p>• When clock is 1, the inputs <math>\bar{R}</math> &amp; <math>\bar{S}</math> are equal to complement of R &amp; S. Therefore clocked SR flipflop follows the below truth table.</p>	3	3+3	6

**SCHEME OF VALUATION**  
**Scoring Indicators**


Course code: 3042

Revision: 2015

Course Title:

Qn. No.	Scoring indicator	Split up score	Subtotal	Total																													
	<table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th>CLK</th> <th>R</th> <th>S</th> <th>Q</th> <th>Comment</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>X</td> <td>X</td> <td>NC</td> <td rowspan="2">No change in o/p.</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>NC</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>Set</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>Reset</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>..</td> <td>Forbidden</td> </tr> </tbody> </table>	CLK	R	S	Q	Comment	0	X	X	NC	No change in o/p.	1	0	0	NC	1	0	1	1	Set	1	1	0	0	Reset	1	1	1	..	Forbidden		(3+3) =6	6
CLK	R	S	Q	Comment																													
0	X	X	NC	No change in o/p.																													
1	0	0	NC																														
1	0	1	1	Set																													
1	1	0	0	Reset																													
1	1	1	..	Forbidden																													

Q. 6. Serial In Serial Out (SISO) using DFF is shown below



operation : • The register is first cleared forcing all outputs to zero

- The input is then applied sequentially to D i/p of first flipflop (FF0)
- During each clock pulse, one bit is transmitted from left to right.
- In order to get the data out of register they must be shifted out serially.

3

3

(3+3)  
=6

6

SCHEME OF VALUATION  
Scoring Indicators

Qn. No.	Scoring indicator	Split up score	Subtotal	Total
II 7.	<p><u>Specifications of DACs :</u></p> <p>(i) Accuracy : This indicates how close the measured value is to the true value</p> <p>(ii) Offset voltage : This is the voltage appears at the output when all the binary inputs are 0s. (zeros)</p> <p>(iii) Resolution : It is defined as the smallest change that can occur in the analog output as a result of a change in the digital input</p> <p>(iv) Settling time : The time required for the output of the DAC to settle to within <math>\pm(1/2)</math> LSB of the final value for a given digital input.</p> <p style="text-align: center;"><u>PART C</u></p> <p style="text-align: center;"><u>UNIT - I</u></p> <p>III (a) (i) <math>(F329)_{16} = (1111001100101001)_2</math></p> <p>(ii) <math>(48.625)_{10}</math></p> <div style="display: flex; align-items: center;"> <div style="margin-right: 20px;">48 <math>\Rightarrow</math></div> <div style="display: flex; flex-direction: column; align-items: center;"> <math display="block">\begin{array}{r} 2 \overline{) 48} \quad 0 \\ 2 \overline{) 24} \quad 0 \\ 2 \overline{) 12} \quad 0 \\ 2 \overline{) 6} \quad 0 \\ 2 \overline{) 3} \quad 1 \\ \hline \end{array}</math> </div> <div style="margin-left: 20px;">= 110000</div> </div>	1.5 x 4	6	6

SCHEME OF VALUATION  
Scoring Indicators





Qn. No.	Scoring indicator	Split up score	Subtotal	Total
	$(0.625)_{10} \Rightarrow 0.625 \times 2 = 1.250$ $0.250 \times 2 = 0.500$ $0.500 \times 2 = 1.000$ $= (0.101)_2$			
	$(48.625)_{10} = (110000.101)_2$	-	2	
	(iii) Gray Code $110011$ $\downarrow \uparrow \uparrow \uparrow \uparrow \uparrow$ $100010$ [Perform XOR-operation]			
	$= (100010)_2$	-	2	
	(iv) $(423)_{10} \Rightarrow$ $\begin{array}{r} 2 \overline{)423} \quad 1 \\ \underline{2} \quad 211 \quad 1 \\ 2 \overline{)211} \quad 1 \\ \underline{2} \quad 105 \quad 1 \\ 2 \overline{)105} \quad 0 \\ \underline{2} \quad 52 \quad 0 \\ 2 \overline{)52} \quad 0 \\ \underline{2} \quad 26 \quad 0 \\ 2 \overline{)26} \quad 0 \\ \underline{2} \quad 13 \quad 1 \\ 2 \overline{)13} \quad 1 \\ \underline{2} \quad 6 \quad 0 \\ 2 \overline{)6} \quad 0 \\ \underline{2} \quad 3 \quad 1 \quad (110100111)_2 \\ \underline{2} \quad 1 \quad 1 \end{array}$			
	$\Rightarrow (110100111)_2 = (1A7)_{16}$	-	2	
			2+2+2+2 = 8	

SCHEME OF VALUATION  
Scoring Indicators

Course code: 3042

Revision: 2015

Course Title: Digital Electronics



Qn. No.	Scoring indicator	Split up score	Subtotal	Total															
iii (b)	<p><u>NOT operation using NAND gates only</u></p>  <table border="1" style="margin-left: 200px;"> <tr><td>A</td><td>Y</td></tr> <tr><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td></tr> </table>	A	Y	0	1	1	0	1											
A	Y																		
0	1																		
1	0																		
	<p>(ii) <u>AND operation</u></p>  <table border="1" style="margin-left: 200px;"> <tr><td>A</td><td>B</td><td>Y</td></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </table>	A	B	Y	0	0	0	0	1	0	1	0	0	1	1	1	2		
A	B	Y																	
0	0	0																	
0	1	0																	
1	0	0																	
1	1	1																	
	<p>(iii) <u>OR operation</u></p>  <table border="1" style="margin-left: 200px;"> <tr><td>A</td><td>B</td><td>Y</td></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </table>	A	B	Y	0	0	0	0	1	1	1	0	1	1	1	1	2		
A	B	Y																	
0	0	0																	
0	1	1																	
1	0	1																	
1	1	1																	
	<p>(iv) <u>EX-OR gates operation</u></p>  <table border="1" style="margin-left: 200px;"> <tr><td>A</td><td>B</td><td>Y</td></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </table> <p style="margin-left: 200px;">Truth table gives the working principle for above gates.</p>	A	B	Y	0	0	0	0	1	1	1	0	1	1	1	0	2		
A	B	Y																	
0	0	0																	
0	1	1																	
1	0	1																	
1	1	0																	

1+2+2+  
2=7 (8+7=15)

**SCHEME OF VALUATION**  
**Scoring Indicators**

Course code: 3042  
Course Title:

Revision: 2015

Qn. No.	Scoring indicator	Split up score	Subtotal	Total
<u>IV</u> (a)	<p><math>f(A, B, C, D) = \sum m (0, 1, 2, 3, 5, 7, 8, 9, 11, 14)</math></p>  <div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p><u>Group 1</u></p> <math>\overline{A}\overline{B}\overline{C}\overline{D}</math>  <math>\overline{A}\overline{B}\overline{C}D</math>  <math>\overline{A}\overline{B}C\overline{D}</math>  <math>\overline{A}\overline{B}CD</math>  <hr/> <math>\overline{A}\overline{B}</math> </div> <div style="text-align: center;"> <p><u>Group 2</u></p> <math>\overline{A}\overline{B}\overline{C}\overline{D}</math>  <math>\overline{A}\overline{B}\overline{C}D</math>  <math>\overline{A}\overline{B}C\overline{D}</math>  <math>\overline{A}\overline{B}CD</math>  <hr/> <math>\overline{A}\overline{B}</math> </div> </div> <div style="display: flex; justify-content: space-around; margin-top: 20px;"> <div style="text-align: center;"> <p><u>Group 3</u></p> <math>\overline{A}\overline{B}\overline{C}D</math>  <math>\overline{A}\overline{B}C\overline{D}</math>  <math>\overline{A}\overline{B}\overline{C}\overline{D}</math>  <math>\overline{A}\overline{B}C\overline{D}</math>  <hr/> <math>\overline{B}\overline{D}</math> </div> <div style="text-align: center;"> <p><u>Group 4</u></p> <math>\overline{A}\overline{B}\overline{C}D</math>  <math>\overline{A}\overline{B}C\overline{D}</math>  <math>\overline{A}\overline{B}C\overline{D}</math>  <math>\overline{A}\overline{B}CD</math>  <hr/> <math>\overline{A}D</math> </div> <div style="text-align: center;"> <p><u>Group 5</u></p> <math>ABCD</math> </div> </div> <p><math>\therefore f(A, B, C, D) = \overline{A}\overline{B} + \overline{B}\overline{C} + \overline{B}\overline{D} + \overline{A}D + ABC\overline{D}</math></p> <p><u>Implementation using logic gates :</u></p>  <div style="margin-top: 10px;"> <p style="text-align: right;"><u>Split up Score</u></p> <p style="text-align: right;">K-map ? - 6 Reduction - 3 Diagram - 3</p> </div>	6		
		3		
			(6+3)	
			=9	


SCHEME OF VALUATION  
Scoring Indicators

Qn. No.	Scoring indicator	Split up score	Subtotal	Total
iv(b)	<p>The basic laws of Boolean Algebra are:</p> <p>(i) Commutative Law: ie, <math>A + B = B + A</math> and <math>A \cdot B = B \cdot A</math></p> <p>ii) Associative Law: <math>(A + B) + C = A + (B + C)</math> <math>(A \cdot B) \cdot C = A \cdot (B \cdot C)</math></p> <p>iii) Distributive Laws <math>A \cdot (B + C) = A \cdot B + A \cdot C</math> <math>(A + B) \cdot C = A \cdot C + B \cdot C</math></p> <hr style="width: 20%; margin: 20px auto;"/>	<p>2</p> <p>2</p> <p>2</p>	<p>(2+2+2) =6</p>	<p>(9+6) =15</p>

SCHEME OF VALUATION  
Scoring Indicators

Course code: 3042  
Course Title:

Revision: 2015

Qn. No.	Scoring indicator	Split up score	Subtotal	Total
<p>UNIT II</p> <p>V.a</p>	<p style="text-align: center;">Circuit diagram of CMOS NAND gate:</p>  <p style="text-align: right;">4</p>	4		
	<p><u>Operation</u>:</p> <ul style="list-style-type: none"> <li>• Circuit consists of two p-type units in parallel and two n-type units in series as shown in figure</li> <li>• When both inputs are HIGH, both p-transistors turn OFF and both n-transistors turn ON. Output is LOW state</li> <li>• When any input is Low, associated N channel transistor is turned OFF &amp;</li> </ul>	4		

SCHEME OF VALUATION  
Scoring Indicators

Qn. No.	Scoring indicator	Split up score	Subtotal	Total															
3042																			
	<p>p transistor is turned ON. The output is coupled to V<sub>DD</sub> and goes to HIGH. This functions as NAND gate</p>		(4+4) = 8																
V(b)	<p>• 4x1 MUX is the circuit which selects one input from 4 inputs and transmits same over a single o/p line.</p> <p>• Truth table <math>\Rightarrow</math></p> <table border="1" style="display: inline-table; margin-left: 20px;"> <thead> <tr> <th>S<sub>1</sub></th> <th>S<sub>0</sub></th> <th>Y</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>D<sub>0</sub></td> </tr> <tr> <td>0</td> <td>1</td> <td>D<sub>1</sub></td> </tr> <tr> <td>1</td> <td>0</td> <td>D<sub>2</sub></td> </tr> <tr> <td>1</td> <td>1</td> <td>D<sub>3</sub></td> </tr> </tbody> </table> <p>S<sub>1</sub>, S<sub>0</sub> <math>\rightarrow</math> Select lines D<sub>0</sub> - D<sub>3</sub> <math>\rightarrow</math> input lines Y <math>\rightarrow</math> o/p line</p> <p>Expression, <math>Y = \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_1 S_0 D_1 + S_1 \bar{S}_0 D_2 + S_1 S_0 D_3</math></p> <p><u>Circuit diagram:</u></p>	S <sub>1</sub>	S <sub>0</sub>	Y	0	0	D <sub>0</sub>	0	1	D <sub>1</sub>	1	0	D <sub>2</sub>	1	1	D <sub>3</sub>	3 1/2		
S <sub>1</sub>	S <sub>0</sub>	Y																	
0	0	D <sub>0</sub>																	
0	1	D <sub>1</sub>																	
1	0	D <sub>2</sub>																	
1	1	D <sub>3</sub>																	
			3 1/2																

SCHEME OF VALUATION  
Scoring Indicators

Course code: 3042  
Course Title:


Revision: 2015

Qn. No.	Scoring indicator	Split up score	Subtotal	Total																																							
	<p>The logic levels applied to <math>S_1</math> and <math>S_0</math> determines which AND gate is enabled, so that its data input passes through the OR gate to the output.</p>		$(3\frac{1}{2} + 3\frac{1}{2})$ $=$ 7	$(8+7)$ 15																																							
VI(a)	<p>3-bit encoder is a combinational logic circuit. It has 8 inputs and 3 outputs. The circuit accepts an active level on one of inputs and converts it to a coded output (eg: binary)</p> <p>Truth table <math>\Rightarrow</math></p> <table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th rowspan="2">Decimal Digit</th> <th colspan="3">3 bit code</th> </tr> <tr> <th>C</th> <th>B</th> <th>A</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>2</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>3</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>4</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>5</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>6</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>7</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table> <p><u>Operation</u>: When one of the decimal digit input lines is at HIGH, the appropriate level occur on the 3 output lines. For eg: If input line 6 is HIGH, o/p <math>\Rightarrow</math> C=1, B=1 and A=0 Hence 110 is the binary code for decimal 6</p>	Decimal Digit	3 bit code			C	B	A	0	0	0	0	1	0	0	1	2	0	1	0	3	0	1	1	4	1	0	0	5	1	0	1	6	1	1	0	7	1	1	1	2		2
Decimal Digit	3 bit code																																										
	C	B	A																																								
0	0	0	0																																								
1	0	0	1																																								
2	0	1	0																																								
3	0	1	1																																								
4	1	0	0																																								
5	1	0	1																																								
6	1	1	0																																								
7	1	1	1																																								

**SCHEME OF VALUATION**  
**Scoring Indicators**

Course code: 3042  
Course Title:

Revision: 2015

Qn. No.	Scoring indicator	Split up score	Subtotal	Total
	<p>Logic diagram of 3 bit encoder is shown below:</p>  <p>From truth table, we have <math>C = D_4 + D_5 + D_6 + D_7</math>  <math>B = D_2 + D_3 + D_6 + D_7</math> and <math>A = D_1 + D_3 + D_5 + D_7</math>          which is implemented in above logic diagram.</p>	4	$(2+2+4)$ $=$ 8	
VI(b)	<p>Full Subtractor is a combinational logic circuit which can subtract 3-bit at a time. It has 3 i/ps and 2 o/ps (Difference, D and borrow, B)</p> <p>Expression for o/ps</p> <p>Difference <math>D = A \oplus B \oplus C</math>                  Borrow <math>B_0 = \bar{A}B + (A \oplus B).C</math></p>			

SCHEME OF VALUATION  
Scoring Indicators

Course code: 3042  
Course Title:

Revision: 2015

Qn. No.	Scoring indicator	Split up score	Subtotal	Total																																													
	<p>Truth table:</p> <table border="1" style="display: inline-table; border-collapse: collapse; text-align: center;"> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>B<sub>0</sub></th> </tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </table>	A	B	C	D	B <sub>0</sub>	0	0	0	0	0	0	0	1	1	1	0	1	0	1	1	0	1	1	0	1	1	0	0	1	0	1	0	1	0	0	1	1	0	0	0	1	1	1	1	1	2		
A	B	C	D	B <sub>0</sub>																																													
0	0	0	0	0																																													
0	0	1	1	1																																													
0	1	0	1	1																																													
0	1	1	0	1																																													
1	0	0	1	0																																													
1	0	1	0	0																																													
1	1	0	0	0																																													
1	1	1	1	1																																													
	<p><u>Circuit diagram Design</u> From truth table Difference <math>D = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC</math> <math>= A \oplus B \oplus C</math></p> <p>Borrow, <math>B_0 = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + ABC</math> <math>= \bar{A}\bar{B}C + \bar{A}B(C + \bar{C}) + ABC</math> <math>= \bar{A}B + (\bar{A}\bar{B} + AB)C</math> <math>= \underline{\bar{A}B} + \underline{C(A \oplus B)}</math></p>	2																																															
	<p><u>Circuit Diagram</u></p>	3																																															
			(2+2+3)= 7	(8+7)= 15																																													

SCHEME OF VALUATION  
Scoring Indicators

Course code: 3042  
Course Title:

Revision: 2015

Qn. No.	Scoring indicator	Split up score	Subtotal	Total
<p>VII (a)</p>	<p style="text-align: center;"><u>UNIT III</u></p> <p style="text-align: center;">Circuit diagram of Master Slave JKFF</p> <div style="text-align: center;"> </div> <p><u>Operation :</u></p> <ul style="list-style-type: none"> <li>• There are 2 flipflops – Master and Slave flipflops.</li> <li>• Whenever clock is HIGH, master is active and when clock is LOW slave flipflop is active</li> <li>• According to the data inputs, the output of master is set or reset.</li> <li>• The information at J and k inputs is transmitted to master flipflop on positive edge of a clock and pass through slave after the arrival of negative clock edge.</li> </ul> <p>The entire logical operation is summarised in the truth table below:</p>	<p>4</p> <p>3</p>		


SCHEME OF VALUATION  
Scoring Indicators

Course code: 3042  
Course Title:

Revision: 2015

Qn. No.	Scoring indicator	Split up score	Subtotal	Total																													
	<table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th colspan="2">Inputs</th> <th colspan="2">Outputs</th> <th rowspan="2">Mode of operation</th> </tr> <tr> <th>CLK</th> <th>J</th> <th>K</th> <th><math>\bar{Q}</math></th> </tr> </thead> <tbody> <tr> <td></td> <td>0</td> <td>0</td> <td><math>\bar{Q}_0</math></td> <td>No change</td> </tr> <tr> <td></td> <td>0</td> <td>1</td> <td>0</td> <td>RESET</td> </tr> <tr> <td></td> <td>1</td> <td>0</td> <td>1</td> <td>SET</td> </tr> <tr> <td></td> <td>1</td> <td>1</td> <td><math>\bar{Q}_0</math></td> <td>TOGGLE</td> </tr> </tbody> </table> <p>VII (b)</p> <ul style="list-style-type: none"> <li>A shift register which moves the stored bits towards 'right' side is known as shift right register. Figure shows a right shift register.</li> </ul> <p>operation: The Q output of each flipflop is connected to D input of the flipflop at right side.</p> <ul style="list-style-type: none"> <li>Each clock pulse shifts the contents of the register one bit position to the right.</li> <li>On the fourth CLK pulse, the fourth bit of the given word is entered into</li> </ul>	Inputs		Outputs		Mode of operation	CLK	J	K	$\bar{Q}$		0	0	$\bar{Q}_0$	No change		0	1	0	RESET		1	0	1	SET		1	1	$\bar{Q}_0$	TOGGLE	2	(4+3+2) = 9	
Inputs		Outputs		Mode of operation																													
CLK	J	K	$\bar{Q}$																														
	0	0	$\bar{Q}_0$	No change																													
	0	1	0	RESET																													
	1	0	1	SET																													
	1	1	$\bar{Q}_0$	TOGGLE																													
		3																															
		3																															

SCHEME OF VALUATION  
Scoring Indicators

Qn. No.	Scoring indicator	Split up score	Subtotal	Total
	<p>Course code: 3042</p> <p>Course Title:</p> <p style="text-align: right;">Revision: 2015</p>			
	<p>first flipflop and contents from first flipflop moves to second flipflop and so on.</p>		(3+3) = 6	(9+6) = 15
VIII/1(a)	<p>circuit operation of Johnson Counter can be explained with given diagram</p>  <p><u>operation</u></p> <ul style="list-style-type: none"> <li>• Here Q and <math>\bar{Q}</math> outputs connected to J and K inputs of the next flipflop and the outputs from last flipflop are crossed over and then connected to first flipflop</li> <li>• Initially <math>Q_D</math> is 0 and <math>Q_A</math> is 1 and other flipflop remains in RESET state.</li> <li>• On the 2<sup>nd</sup> clock pulse <math>Q_A</math> and <math>Q_B</math> are 1 and <math>Q_C</math> and <math>Q_D</math> in RESET.</li> <li>• On the 3<sup>rd</sup> clock pulse flipflop C also set and flipflop D in RESET</li> </ul>	4		
			3	

SCHEME OF VALUATION  
Scoring Indicators

Course code: 3042 Revision: 2015  
Course Title:

Qn. No.	Scoring indicator	Split up score	Subtotal	Total
---------	-------------------	----------------	----------	-------

- During 4th pulse  $Q_D$  also Sets.
- During 5th pulse,  $\bar{Q}_D = 0$  then flip-flop A resets and process continues


Truth table is shown below

State	$Q_A$	$Q_B$	$Q_C$	$Q_D$
1	0	0	0	0
2	1	0	0	0
3	1	1	0	0
4	1	1	1	0
5	1	1	1	1
6	0	1	1	1
7	0	0	1	1
8	0	0	0	1

2


(4+3+2)  
9

VIII(b) Logic circuit of D Flipflop is shown:



Truth Table

Inputs		Output	
CLK	D	Q	$\bar{Q}$
0	0	No change	
0	1	No change	
1	0	0	1
1	1	1	0



3

SCHEME OF VALUATION  
Scoring Indicators

Course code: 3042  
Course Title:


Revision: 2015

Qn. No.	Scoring indicator	Split up score	Subtotal	Total
	<p><u>operation:</u></p> <ul style="list-style-type: none"> <li>• As long as CLK is at Low level, the output is 'no change' condition whatever the value for input D is.</li> <li>• When CLK is HIGH, input D controls output Q. If D = 0, the output Q goes to 0 and DFF in RESET state.</li> <li>• When CLK is HIGH and D is also HIGH, then output Q goes to 1 and DFF in Set state.</li> </ul> <p style="text-align: center;"><u>UNIT IV</u></p> <p><u>(a) Weighted Resistor DAC</u></p> <p style="text-align: center;"> <math>2^6 \quad 2^5 \quad 2^4 \quad 2^3 \quad 2^2 \quad 2^1 \quad 2^0</math> ← Binary Weights              MSB <span style="border: 1px solid black; padding: 2px;">1 0 0 1 1 1 0</span> ← LSB         </p> <p style="text-align: center;">Working: In this Resistance values are weighted according to binary weights.</p>	3	(3+3)= 6	(9+6)= 15
		4		

SCHEME OF VALUATION  
Scoring Indicators

Course code: 3042  
Course Title:

Revision: 2015

Qn. No.	Scoring indicator	Split up score	Subtotal	Total
	<ul style="list-style-type: none"> <li>• The logic voltage levels of binary numbers are used to operate switches connected in series with resistors.</li> <li>• When any bit is 1, corresponding switch is closed to <math>V_R</math>. The binary number to be converted is applied to switches, so that a current <math>I</math> proportional to binary number is given out.</li> <li>• This current is converted to output voltage through OP-AMP. It is then filtered to get analog signal.</li> </ul> <p>The Current <math>I = \frac{V_R}{R} (2^6 S_6 + 2^5 S_5 + 2^4 S_4 + 2^3 S_3 + 2^2 S_2 + 2S_1 + S_0)</math></p> <p>Output <math>V_o = -I \cdot R_F = -\frac{V_R \cdot R_F}{R} \cdot I</math></p> <p>1X(b) Asynchronous Counter (3 bit)</p> 	4	4+4 = 8	3

SCHEME OF VALUATION  
Scoring Indicators

Course code: 3042  
Course Title:


Revision: 2015

Qn. No.	Scoring indicator	Split up score	Subtotal	Total																																								
	<p><u>Working</u></p> <ul style="list-style-type: none"> <li>• Reset all flipflops by applying Clear pulse</li> <li>• When first clock pulse is applied at FF<sub>0</sub>, then Q<sub>0</sub> toggles from 0 to 1.</li> <li>• When second pulse is applied at FF<sub>0</sub> its output again toggles from 1 to 0.</li> <li>• This change of output (Q<sub>0</sub>) act as clock input to FF<sub>1</sub> and its op changes to 1 from 0.</li> <li>• This continues for each clock pulse and transition of op from 1 to 0 of Q<sub>1</sub> changes Q<sub>2</sub> output of FF<sub>2</sub>.</li> <li>• For the seventh clock pulse output Q<sub>2</sub>Q<sub>1</sub>Q<sub>0</sub> = 111</li> </ul> <p>Count sequence is given below</p> <table border="1" style="margin-left: 20px; border-collapse: collapse;"> <thead> <tr> <th>clk pulse</th> <th>Q<sub>2</sub></th> <th>Q<sub>1</sub></th> <th>Q<sub>0</sub></th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>2</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>3</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>4</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>5</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>6</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>7</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>8</td><td>0</td><td>0</td><td>0</td></tr> </tbody> </table>	clk pulse	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	0	0	0	0	1	0	0	1	2	0	1	0	3	0	1	1	4	1	0	0	5	1	0	1	6	1	1	0	7	1	1	1	8	0	0	0	4		
clk pulse	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>																																									
0	0	0	0																																									
1	0	0	1																																									
2	0	1	0																																									
3	0	1	1																																									
4	1	0	0																																									
5	1	0	1																																									
6	1	1	0																																									
7	1	1	1																																									
8	0	0	0																																									
			(3+4) = (8+7) =																																									
			7 = 15																																									

SCHEME OF VALUATION  
Scoring Indicators

Course code: 3042  
Course Title:


Revision: 2015

Qn. No.	Scoring indicator	Split up score	Subtotal	Total
<p><u>X(a)</u></p>	<p>Mod - 8 Synchronous Counter</p>  <p><u>Working:</u></p> <ul style="list-style-type: none"> <li>• Connect <math>J_0</math> and <math>K_0</math> of first flipflop to HIGH (1).</li> <li>• To start counting apply Clear pulse to all flipflops to make <math>Q_2 Q_1 Q_0 = 000</math></li> <li>• On applying first clock pulse to FF0 <math>Q_0</math> toggles to 1 from 0. Hence <math>J_1 = K_1 = 1</math> and output <math>Q_1</math> toggles to 1 from 0 of second flipflop (FF1) on second clock pulse.</li> <li>• On next clock pulse <math>Q_1</math> again toggles and this continuous.</li> <li>• The output of third flipflop <math>Q_2</math> changes to 1 when both <math>Q_0</math> and <math>Q_1</math> equal to 1 i.e, <math>J_2 = K_2 = Q_0 \cdot Q_1</math></li> <li>• The counting proceeds this way</li> </ul>	<p>4</p> <p>4</p>		

SCHEME OF VALUATION  
Scoring Indicators

Course code: 3042  
Course Title:

Revision: 2015

Qn. No.	Scoring indicator	Split up score	Subtotal	Total
	<p>until <math>Q_2Q_1Q_0 = 111</math> on the 7<sup>th</sup> clock pulse and on next clock pulse all flipflops would reset.</p> <p>X(b) Counter Type DAC</p>  <p>operation : Let <math>V_A</math> be the analog voltage (input) to be converted. following are the steps for conversion</p> <ol style="list-style-type: none"> <li>1. START pulse is applied to reset the counter to zero. High at</li> </ol>	3	4 + 4 = 8	

SCHEME OF VALUATION  
Scoring Indicators

Course code: 3042  
Course Title:

Revision: 2015

Qn. No.	Scoring indicator	Split up score	Subtotal	Total
	<p>START also inhibits clock pulses from passing through AND gate into counter.</p> <p>2. With all 0's at its input, DAC's output will be <math>V_{AX} = 0V</math></p> <p>3. Since <math>V_A &gt; V_{AX}</math>, comparator output <math>\overline{EOC} = 1</math></p> <p>4. When <math>START = LOW</math>, AND gate is enabled and clock pulses get through to the counter</p> <p>5. As the counter advances, DAC output <math>V_{AX}</math> increases one step at a time as shown</p> <div style="text-align: center;"> </div> <p>6. When <math>V_{AX} &gt; V_A</math>, <math>\overline{EOC} = LOW</math> and Counter will stop counting.</p> <p>7. Counter will hold the digital value until next START pulse initiates a new conversion.</p>		<p style="text-align: right;">(3+4) = 7</p>	<p style="text-align: right;">(8+7) = 15</p>