

SCHEME OF VALUATION

(Scoring Indicators)

Revision: 2015		Course Code: 5041																																										
Course Title: Embedded Systems																																												
Qst No	Scoring Indicator	Split up score	Sub total	Total																																								
<u>PART A</u>																																												
I (1)	Any 4 features. 32K ROM, 2K RAM, 1K EEPROM, 8bit controller, RISC, Harvard architecture.	0.5*4	2	10																																								
I (2)	16K ROM, 1K RAM	1+1	2																																									
I (3)	ADD, SUB, MUL, INC, DEC	0.5*4	2																																									
I (4)	INT0, INT1, INT2 (any 2)	1+1	2																																									
I (5)	In RTOS implementation of a design, the program is divided into different independent functions what we call as a <i>task</i> .	2	2																																									
<u>PART B</u>																																												
II(1)	<div style="text-align: center;"> <table border="1" style="margin: auto;"> <tr> <td style="padding: 2px;">Bit</td> <td style="padding: 2px;">7</td> <td style="padding: 2px;">6</td> <td style="padding: 2px;">5</td> <td style="padding: 2px;">4</td> <td style="padding: 2px;">3</td> <td style="padding: 2px;">2</td> <td style="padding: 2px;">1</td> <td style="padding: 2px;">0</td> <td style="padding: 2px;"></td> </tr> <tr> <td style="padding: 2px;"></td> <td style="padding: 2px; text-align: center;">I</td> <td style="padding: 2px; text-align: center;">T</td> <td style="padding: 2px; text-align: center;">H</td> <td style="padding: 2px; text-align: center;">S</td> <td style="padding: 2px; text-align: center;">V</td> <td style="padding: 2px; text-align: center;">N</td> <td style="padding: 2px; text-align: center;">Z</td> <td style="padding: 2px; text-align: center;">C</td> <td style="padding: 2px; text-align: right;">SREG</td> </tr> <tr> <td style="padding: 2px;">Read/Write</td> <td style="padding: 2px; text-align: center;">RW</td> <td style="padding: 2px; text-align: center;">RW</td> <td style="padding: 2px; text-align: center;">RW</td> <td style="padding: 2px; text-align: center;">RW</td> <td style="padding: 2px; text-align: center;">RW</td> <td style="padding: 2px; text-align: center;">RW</td> <td style="padding: 2px; text-align: center;">RW</td> <td style="padding: 2px; text-align: center;">RW</td> <td style="padding: 2px;"></td> </tr> <tr> <td style="padding: 2px;">Initial Value</td> <td style="padding: 2px; text-align: center;">0</td> <td style="padding: 2px; text-align: center;">0</td> <td style="padding: 2px; text-align: center;">0</td> <td style="padding: 2px; text-align: center;">0</td> <td style="padding: 2px; text-align: center;">0</td> <td style="padding: 2px; text-align: center;">0</td> <td style="padding: 2px; text-align: center;">0</td> <td style="padding: 2px; text-align: center;">0</td> <td style="padding: 2px;"></td> </tr> </table> </div> <p><i>Bit 7 – I: Global Interrupt Enable</i> The Global Interrupt Enable bit must be set for the interrupts to be enabled.</p> <p><i>Bit 6 – T: Bit Copy Storage</i> The Bit Copy instructions BLD (Bit Load) and BST (Bit Store) use the T-bit as source or destination</p> <p><i>Bit 5 – H: Half Carry Flag</i> The Half Carry Flag H indicates a half carry in some arithmetic operations. Half Carry is useful in BCD arithmetic.</p> <p><i>Bit 4 – S: Sign Bit, $S = N \oplus V$</i> The S-bit is always an exclusive or between the Negative Flag N and the Two's Complement Overflow Flag V</p> <p><i>Bit 3 – V: Two's Complement Overflow Flag</i> The Two's Complement Overflow Flag V supports two's complement arithmetics.</p> <p><i>Bit 2 – N: Negative Flag</i> The Negative Flag N indicates a negative result in an arithmetic or logic operation.</p> <p><i>Bit 1 – Z: Zero Flag</i> The Zero Flag Z indicates a zero result in an arithmetic or logic operation.</p> <p><i>Bit 0 – C: Carry Flag</i></p>	Bit	7	6	5	4	3	2	1	0			I	T	H	S	V	N	Z	C	SREG	Read/Write	RW	RW	RW	RW	RW	RW	RW	RW		Initial Value	0	0	0	0	0	0	0	0		3	6	30
Bit	7	6	5	4	3	2	1	0																																				
	I	T	H	S	V	N	Z	C	SREG																																			
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW																																				
Initial Value	0	0	0	0	0	0	0	0																																				
		3	3																																									

II(2)	<p>The Carry Flag C indicates a carry in an arithmetic or logic operation.</p>	2	6	
	<p>Assembler directives- These are the statements that direct the assembler to do something. As the name says, it directs the assembler to do a task.</p> <p>INCLUDE- This directive is used to tell the assembler to insert a block of source code from the named file into the current source module. This shortens the source code. Its format is: .INCLUDE path: file name</p> <p>EQU - The equate directive is used to substitute values for symbols or labels. The format is .EQU label = expression</p> <p>ORG - The origin directive sets the location counter to the value specified. Subsequent statements are assigned memory locations starting with the new location counter value</p> <p>DEF - The DEF directive allows the registers to be referred to through symbols. A defined symbol can be used in the rest of the program to refer to the register it is assigned to. Syntax: .DEF Symbol=Register</p>	any 4 1*4		
II(3)	<p>DW, DD, DQ, MACRO, ENDMACRO</p>	2	6	
11 (3)	<p>Assembler macros can be powerful tools that allow you to reuse sequences of code over and over. Creating a library of macros for your most commonly used functions will allow you to code faster and make less mistakes.</p>	2		
	<p>Macros are defined by placing code between the assembler directives .macro and .endmacro. For example, a macro myMacro can be defined as</p> <pre>.macro myMacro ... ; macro code .endmacro</pre>	2		
II(4)	<p>Example</p> <pre>#include <avr/io.h> int main(void) { while (1) { unsigned char x='5'; unsigned char z='9'; DDRB=0xff; x = x & 0x0f; z = z & 0x0f; z = z<<4; PORTB=x z; } }</pre>	6	6	


H(5)

```

}
return 0;
}
Output PORTB=0x59

```

11(5)



In general, a kernel's memory

fig 4 expl 2

6

6*1

6

H(6)

11(6)

management responsibilities include:

Managing the mapping between logical (physical) memory and task memory references.

Determining which processes to load into the available memory space.

Allocating and deallocating of memory for processes that make up the system.

Supporting memory allocation and deallocation of code requests (within a process),

such as the C language "alloc" and "dealloc" functions, or specific buffer allocation and deallocation routines.


Tracking the memory usage of system components.

Ensuring cache coherency (for systems with cache).

Ensuring process memory protection.

H(7)

11(7)



PART C

fig 4 expl 2

6

any 5
1*5 5 15

list. 5
eg. 5 10

fig 5
expl 2 7 15

fig 6
expl 2 8


7 7 15

II(a)

III(a) Microchip company, Texas instruments, Silicon Lab, Zilog, Intel corporation, Dallas Semiconductor, Renesas, National, Freescale semiconductor.


- 1. Single-Register (Immediate)
- 2. Register
- 3. Direct
- 4. Register indirect
- 5. Flash Direct
- 6. Flash Indirect

IV(a)



IV(a)

IV(b)



V(a)

V(a)

"M32DEF.INC"

```
LDI R20,0x00 ;R20 = 00000000 (binary)
```

```


OUT DDRB,R20 ;DDRA = R20
LDI R20,0xFF ;R20 = 11111111 (binary)
OUT DDRD,R20 ;DDRB = R20
L1: IN R20,PINB ;R20 = PINA
OUT PORTD,R20 ;PORTB = R20
RJMP L1

```

fig4
expl4

8

We can use a pipeline to speed up execution of instructions. In pipelining, the process of executing instructions is split into small steps that are all executed in parallel. In this way, the execution of many instructions is overlapped. One lim-



7

7

15

```

INCLUDE "M32DEF.INC"

```

```

LDI R20,0x8A ;R20=LSB of num1
LDI R21,0x3B ;R21=LSB of num2
LDI R22,0x8A ;R22=MSB of num1
LDI R23,0x3B ;R23=MSB of num2
ADD R20,R21 ;ADD LSBs
ADC R22,R23 ;ADD MSBs with carry
STS $301,R20 ;LSB of result in $301
STS $302,R22 ;MSB of result in $302
RJMP L1

```

2

8

The unconditional branch is a jump in which control is transferred unconditionally to the target location. In the AVR there are three unconditional branches: JMP (jump), RJMP (relative jump), and IJMP (indirect jump). Deciding which one to use depends on the target address. Each instruction is explained next.

JMP (JMP is a long jump)

JMP is an unconditional jump that can go to any memory location in the 4M (word) address space of the AVR. It is a 4-byte (32-bit) instruction in which 10 bits are used for the opcode, and the other 22 bits represent the 22-bit address of the target location. The 22-bit target address allows a jump to 4M (words) of memory locations from 000000 to \$3FFFFFF. So, it can cover the entire address

2

RJMP (relative jump)

In this 2-byte (16-bit) instruction, the first 4 bits are the opcode and the rest

2

<p>VII (a)</p>	<p>IJMP (indirect jump)</p> <p>IJMP is a 2-byte instruction. When the instruction executes, the PC is loaded with the contents of the Z register, so it jumps to the address pointed to by the Z register. As you will see in Chapter 6, Z is a 2-byte register, so IJMP can jump within the lowest 64K words of the program memory.</p>	<p>2</p> <p>7</p>	<p>7</p>	<p>15</p>
<p>VII (b)</p>	<pre>#include <avr/io.h> // standard avr header int main(void) { DDRB = (1<<3); // PORTB,3 pin as output unsigned char z,i; //declaration of variables z = 0X35; //data input; for (i=0; i < 8; i++) { if (z & 0x01)// check the d0 bit of z PORTC=PORTC 0b00001000; //make PORTC,pin3 high else PORTC =PORTC&0b11110111; //make PORTC,pin3 low z=z>>1; // shift the data towards right } return 0; }</pre>	<p>4</p> <p>8</p>	<p>8</p>	<p>15</p>
<p>VII (a)</p>	<p>Interrupt priority</p> <p>If two interrupts are activated at the same time, the interrupt with the higher priority is served first. The priority of each interrupt is related to the address of that interrupt in the interrupt vector. The interrupt that has a lower address, has a higher priority. See Table 10-1. For example, the address of external interrupt 0 is 2, while the address of external interrupt 2 is 6; thus, external interrupt 0 has a higher priority, and if both of these interrupts are activated at the same time, external interrupt 0 is served first.</p>	<p>4</p>	<p>8</p>	<p>15</p>
<p>VIII (a)</p>	<p>Interrupt latency</p> <p>The time from the moment an interrupt is activated to the moment the CPU starts to execute the task is called the <i>interrupt latency</i>. This latency is 4 machine cycle times. During this time the PC register is pushed on the stack and the I bit of the SREG register clears, causing all the interrupts to be disabled. The duration of an interrupt latency can be affected by the type of instruction that the CPU is executing when the interrupt comes in, since the CPU finishes the execution of the current instruction before it serves the interrupt. It takes slightly longer in cases where the instruction being executed lasts for two (or more) machine cycles (e.g., MUL) compared to the instructions that last for only one instruction cycle (e.g., ADD). See the AVR datasheet for the timing.</p> <pre>#include <avr/io.h> // standard avr header #include <util/delay.h> int main(void)</pre>	<p>7</p> <p>7</p>	<p>7</p>	<p>15</p>


```

{
  DDRB = 0xFF; // PORTB as output
  PORTB = 0x55; // initializing PORTB with 55h
  while(1) // indefinite loop
  {
    PORTB=0x55; // PORTB=55h
    _delay_ms(1000); // predefined delay of 5000ms
    PORTB=0xAA; // PORTB = AAh
    _delay_ms(1000); // predefined delay of 5000ms
  }
  return 0;
}

```

fig 5
expl 3

8



5x1

5

15

The applications of embedded systems include home appliances, office automation, security, telecommunication, instrumentation, entertainment, aerospace, banking and finance, automobiles personal and in different embedded systems projects. ,

6

6

Arduino is an open-source electronics platform based on easy-to-use hardware and software. Arduino boards are able to read inputs - light on a sensor, a finger on a button, or a Twitter message - and turn it into an output - activating a motor, turning on an LED, publishing something online. You can tell your board what to do by sending a set of instructions to the microcontroller on the board. To do so you use the Arduino programming language (based on Wiring), and the Arduino Software (IDE), based on Processing.

Over the years Arduino has been the brain of thousands of projects, from everyday objects to complex scientific instruments. A worldwide community of makers - students, hobbyists, artists, programmers, and professionals - has gathered around this open-source platform, their contributions have added up to an incredible amount of accessible

	<p><u>knowledge</u> that can be of great help to novices and experts alike</p> <p>All Arduino boards are completely open-source, empowering users to build them independently and eventually adapt them to their particular needs. The software, too, is open-source, and it is growing through the contributions of users worldwide.</p> <p>the Arduino project provides an integrated development environment (IDE) based on the Processing language project.</p>			
IX (c)	<p>The <i>kernel</i> is the fundamental part of an operating system. It is responsible for managing the resources and the communication between hardware and software components. The <i>kernel</i> offers hardware abstraction to the applications and provides secure access to the system memory.</p> <p>The main tasks of the kernel are :</p> <p>Process management</p> <p>Device management</p> <p>Memory management</p> <p>Interrupt handling</p> <p>I/O communication</p> <p>File system... Etc</p>	5	5	
X(a)	<p><u>Intertask Commucication</u></p> <p>Different tasks in an embedded system typically must share the same hardware and software resources or may rely on each other in order to function correctly. For these reasons, embedded OSs provide different mechanisms that allow for tasks in a multitasking system to intercommunicate and synchronize their behavior so as to coordinate their functions, avoid problems, and allow tasks to run simultaneously in harmony.</p> <p>Embedded OSs with multiple intercommunicating processes commonly implement interprocess communication (IPC) and synchronization algorithms based upon one or some combination of memory sharing, message passing, and signaling mechanisms.</p> <p><u>Context switching</u></p> <p>Context Switching involves storing the context or state of a process so that it can be reloaded when required and execution can be resumed from the same point as earlier. This is a feature of a multitasking operating system and allows a single CPU to be shared by multiple processes. There are three situations that a context switch is necessary, as shown below.</p>	4	12	15
		4		

Multitasking - When the CPU needs to switch processes in and out of memory, so that more than one process can be running.

Kernel/User Switch - When switching between user mode to kernel mode, it may be used .

Interrupts - When the CPU is interrupted to return data from a disk read.

Mutual exclusion

Mutual exclusion is a concurrency control property which is introduced to prevent race conditions. It is the requirement that a process can not enter its critical section while another concurrent process is currently present or executing in its critical section i.e only one process is allowed to execute the critical section at any given instance of time.

Like when you talk about cpu scheduling the operating system decides which process would get to use cpu first. That is done by allocating cpu for a particular time interval between all the processes running parallel. So when cpu is busy doing one task, the other process is in a suspended state. But this time is usually very small so we see all processes running parallel on a multi-tasking os.

X (b)

VxWorks ,QNX ,eCos ,RTLinux ,Symbian OS,,eCos, LynxOS, QNX, RTAI, RTLinux, VxWorks, Windows CE, MontaVista Linux

4

any 3
3x1

3