

A



209
16/11/2312
Nov-23

Scoring Indicators

COURSE NAME : DIGITAL COMPUTER FUNDAMENTALS

COURSE CODE : TED (21) - 3134

QID : 2110220127

| Q No | Scoring Indicators | Split score | Sub Total | Total score | | | | | | | | | | | | | | | | | | | | |
|------|---|-------------|-----------|-------------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|--|
| | PART A | | | 9 | | | | | | | | | | | | | | | | | | | | |
| I. 1 | American Standard Code for Information Interchange | 1 | 1 | | | | | | | | | | | | | | | | | | | | | |
| I. 2 | 0101 1001 | 1 | 1 | | | | | | | | | | | | | | | | | | | | | |
| I. 3 |  <p style="text-align: center;">NOR NAND</p> | 2 x 0.5 | 1 | | | | | | | | | | | | | | | | | | | | | |
| I. 4 | $\overline{(A \cdot B)} = \overline{A} + \overline{B}$ $\overline{A + B} = \overline{A} \cdot \overline{B}$ | 2 x 0.5 | 1 | | | | | | | | | | | | | | | | | | | | | |
| I. 5 |  <p style="text-align: center;">(A.A)'=A'</p> | 1 | 1 | | | | | | | | | | | | | | | | | | | | | |
| I. 6 | An Encoder is a combinational circuit that has maximum of 2^n input lines and 'n' output lines. | 1 | 1 | | | | | | | | | | | | | | | | | | | | | |
| I. 7 | 0100 0101 | 1 | 1 | | | | | | | | | | | | | | | | | | | | | |
| I. 8 | <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>S</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table> | A | B | C | S | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | |
| A | B | C | S | | | | | | | | | | | | | | | | | | | | | |
| 0 | 0 | 0 | 0 | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 0 | 1 | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 0 | 1 | | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | 1 | 0 | | | | | | | | | | | | | | | | | | | | | |
| I. 9 | Registers - a group of flip flops used to store multiple bits of data | 1 | 1 | | | | | | | | | | | | | | | | | | | | | |

~~10/11/23~~

(Sign. D)


| II. 5 | <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>A</th> <th>B</th> <th>A XOR B</th> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1 ←</td> </tr> <tr> <td>1</td> <td>0</td> <td>1 ←</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </table> <p>From truth table high outputs are taken for minterms... $A \text{ XOR } B = A'B + AB'$</p> | A | B | A XOR B | 0 | 0 | 0 | 0 | 1 | 1 ← | 1 | 0 | 1 ← | 1 | 1 | 0 | | 3 | | | | | | | | | | |
|---------------------------------|--|---------------------------------|----------------------------|-----------------|---|--------------------------|----------------------|-----------------------------|---|----------------------|----------------------------|-------------|------------|-----------|---|---|---|---|---|----------|--|--|---|---|---|--------|---|--|
| A | B | A XOR B | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 0 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 1 ← | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 1 ← | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | |
| II. 6 | <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>$A' + B'$</td> <td></td> </tr> <tr> <td>$= A'.1 + 1.B'$</td> <td>Multiplying all terms by 1 for all missing literals</td> </tr> <tr> <td>$= A'(B+B') + (A+A').B'$</td> <td>$X + X' = 1$</td> </tr> <tr> <td>$= A'B + A'B' + AB' + A'B'$</td> <td></td> </tr> <tr> <td>$= A'B' + A'B + AB'$</td> <td>Eliminated duplicate terms</td> </tr> </table> | $A' + B'$ | | $= A'.1 + 1.B'$ | Multiplying all terms by 1 for all missing literals | $= A'(B+B') + (A+A').B'$ | $X + X' = 1$ | $= A'B + A'B' + AB' + A'B'$ | | $= A'B' + A'B + AB'$ | Eliminated duplicate terms | 1 1 1 | 3 | | | | | | | | | | | | | | | |
| $A' + B'$ | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| $= A'.1 + 1.B'$ | Multiplying all terms by 1 for all missing literals | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| $= A'(B+B') + (A+A').B'$ | $X + X' = 1$ | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| $= A'B + A'B' + AB' + A'B'$ | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| $= A'B' + A'B + AB'$ | Eliminated duplicate terms | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| II. 7 | <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>$A'B'C' + A'BC' + AB'C' + ABC'$</td> </tr> <tr> <td>$= A'C'(B'+B) + AC'(B'+B)$</td> </tr> <tr> <td>$= A'C' + AC'$</td> </tr> <tr> <td>$= C'(A'+A)$</td> </tr> <tr> <td>$= C'$</td> </tr> </table> | $A'B'C' + A'BC' + AB'C' + ABC'$ | $= A'C'(B'+B) + AC'(B'+B)$ | $= A'C' + AC'$ | $= C'(A'+A)$ | $= C'$ | 1 1 0.5 0.5 | 3 | | | | | | | | | | | | | | | | | | | | |
| $A'B'C' + A'BC' + AB'C' + ABC'$ | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| $= A'C'(B'+B) + AC'(B'+B)$ | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| $= A'C' + AC'$ | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| $= C'(A'+A)$ | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| $= C'$ | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| II. 8 | <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="border: none;"></td> <td style="border: none;">BC</td> <td style="border: none;"></td> <td style="border: none;"></td> <td style="border: none;"></td> <td style="border: none;"></td> </tr> <tr> <td style="border: none;">A</td> <td style="border: none;"></td> <td style="border: none;">B'C'</td> <td style="border: none;">B'C</td> <td style="border: none;">BC</td> <td style="border: none;">BC'</td> </tr> <tr> <td style="border: none;">A'</td> <td></td> <td></td> <td style="text-align: center;">1</td> <td></td> <td style="text-align: center;">1</td> </tr> <tr> <td style="border: none;">A</td> <td></td> <td></td> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> </tr> </table> <p>3 input K Map draw Writing Labels above columns and left of row Marking minterms in k-map</p> | | BC | | | | | A | | B'C' | B'C | BC | BC' | A' | | | 1 | | 1 | A | | | 1 | 1 | 1 | 1 1 | 3 | |
| | BC | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| A | | B'C' | B'C | BC | BC' | | | | | | | | | | | | | | | | | | | | | | | |
| A' | | | 1 | | 1 | | | | | | | | | | | | | | | | | | | | | | | |
| A | | | 1 | 1 | 1 | | | | | | | | | | | | | | | | | | | | | | | |

3 AB. Sym B

| | | | | |
|--------|--|-----|---|----|
| | | 1 | | |
| II.9 | Step1 : Identify the problem | 0.5 | 3 | |
| | Step2 : write truth table | 1 | | |
| | Step3 : Identify high outputs and write output functions for sum and carry in SOP form | 0.5 | | |
| | Step4 : Simplify Standard SOP form to Simplified expressions. | 0.5 | | |
| | Step5 : Draw the logic diagram of ouput functions and Implement the circuit. | 0.5 | | |
| II.10 | Clocked flip-flops as memory elements in Synchronous where as unclocked flip-flops asynchronous sequential circuits. | 1 | 3 | |
| | in Asynchronous : The status of memory element(Flip flop) change any time as soon as input is changed. | 1 | | |
| | in Synchronous : The status of memory element(Flip flop) change only at the active clock edge | 1 | | |
| | A race condition exists in an asynchronous circuit : two or more binary state variables may change value in response to a change in an input variable. | | | |
| | PART C | | | 42 |
| III. 1 | Gray code(10111011): 11100110 (XORing steps + Answer) | 2 | 7 | 7 |
| | Hex(1011 1011.1010) : (BB.A) ₁₆ ((Grouping by 4 + Answer)) | 2 | | |
| | Oct(10 111 011.101) :(273.5) ₈ ((Grouping by 3 + Answer)) | 1 | | |
| | Oct(10 111 011.101) 187.625 (By Power of 2) | 2 | | |
| III. 2 | Convert to Binary | 1 | 7 | 7 |
| | 1's Complement | 1 | | |
| | 2's Complement | 1 | | |
| | Binary Addition | 2 | | |
| | Identifying Positive or Negative | 1 | | |
| | Convert to Decimal | 1 | | |
| III. 3 | List Gates | 1 | 7 | 7 |
| | Logic Expression | 2 | | |
| | Logic Symbol | 2 | | |
| | Truthtable | 2 | | |

40


AB
Sajin.B

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|---|----------|---------|--------|---------|--|--|----------|---------|--------|---------|----|------|---|---|---|---|------|--|--|--|--|-----|--|---|---|--|------|--|--|--|--|----|---|---|--|--|------|--|--|--|--|------|---|---|--|---|------|--|--|--|--|---|---|
| III. 4 | <table border="1" data-bbox="288 327 1086 808"> <tr> <td colspan="2" rowspan="2"></td> <td colspan="4">CD</td> </tr> <tr> <td>C'D'(00)</td> <td>C'D(01)</td> <td>CD(11)</td> <td>CD'(10)</td> </tr> <tr> <td rowspan="4">AB</td> <td>A'B'</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>(00)</td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>A'B</td> <td></td> <td>1</td> <td>1</td> <td></td> </tr> <tr> <td>(01)</td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>AB</td> <td>1</td> <td>1</td> <td></td> <td></td> </tr> <tr> <td>(11)</td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>A'B'</td> <td>1</td> <td>1</td> <td></td> <td>1</td> </tr> <tr> <td>(10)</td> <td></td> <td></td> <td></td> <td></td> </tr> </table> <p data-bbox="304 887 655 920">Answer is : $A'D + AC' + B'D'$</p> <p data-bbox="608 943 1086 1021">4 Variable K Map Drawing and Marking Labels in Rows and Columns 1</p> <p data-bbox="608 1043 1086 1088">Mapping minterms in K Map 2</p> <p data-bbox="608 1111 1086 1155">Grouping 2</p> <p data-bbox="608 1178 1086 1245">Identifying common terms and write to SOP 2</p> | | | CD | | | | C'D'(00) | C'D(01) | CD(11) | CD'(10) | AB | A'B' | 1 | 1 | 1 | 1 | (00) | | | | | A'B | | 1 | 1 | | (01) | | | | | AB | 1 | 1 | | | (11) | | | | | A'B' | 1 | 1 | | 1 | (10) | | | | | 7 | 7 |
| | | | | CD | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | C'D'(00) | C'D(01) | CD(11) | CD'(10) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| AB | A'B' | 1 | 1 | 1 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | (00) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | A'B | | 1 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | (01) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| AB | 1 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| (11) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| A'B' | 1 | 1 | | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| (10) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| III. 5 |  <p data-bbox="320 1592 927 1671">4-bit Parallel Adder is designed using 4 Full Adders FA0, FA1, FA2, FA3 .</p> <p data-bbox="320 1693 1070 1839">Full Adder FA₀ adds A₀, B₀ along with carry C_{in} to generate Sum S₀ and Carry bit C₁ and this Carry bit is connected to FA1. FA₁ accepts this Carry C₁ and adds with its inputs A₁ and B₁ to generate Sum S₁ and Carry C₂.</p> | 3 | 7 | 7 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

III. 6

| Inputs | | | Outputs | |
|--------|---|-----------------|---------|-------|
| A | B | C _{in} | Sum | Carry |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

$S = A \text{ XOR } B \text{ XOR } C_{in}$
 $C_{out} = C_{in} \cdot (A \text{ XOR } B) + AB$



Truth table

Sum and Carry in SOP

Simplify


Circuit Diagram

7

7

2
2
1
2

III. 7 A magnitude digital Comparator is a combinational circuit that compares two digital or binary numbers in order to find out whether one binary number is equal, less than, or greater than the other binary number. It have two inputs one for A and the other for B and have three output terminals, one for $A > B$ condition, one for $A = B$ condition, and one for $A < B$ condition.




A comparator used to compare two binary numbers each of two bits is called a 2-bit Magnitude comparator. It consists of four inputs and three outputs to generate less than, equal to, and greater than between two binary numbers.

The truth table for a 2-bit comparator

| INPUT | | | | OUTPUT | | |
|-------|----|----|----|--------|-----|-----|
| A1 | A0 | B1 | B0 | A>B | A=B | A<B |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 |

III. 8


2 to 4 Decoder has two inputs A_1 & A_0 and four outputs Y_3 , Y_2 , Y_1 & Y_0 . The block diagram of 2 to 4 decoder is shown in the following figure.




One of these four outputs will be '1' for each combination of inputs

| Inputs | | Outputs | | | |
|--------|---|---------|-------|-------|-------|
| A | B | d_0 | d_1 | d_2 | d_3 |
| 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |



The outputs of 2 to 4 decoder are nothing but the min terms of two input variables A_1 & A_0



AB.. Sayis B

| | | | | |
|----------------|---|---|----------|----------|
| <p>III. 9</p> | <p>A combinational circuit produces an output based on input variables only, but a sequential circuit produces an output based on current input and previous output variables. That means sequential circuits include memory elements that are capable of storing binary information.</p> <p>A latch capable of storing one bit of information</p>  <p>As shown in the figure, there are two types of input to the combinational logic :</p> <p>External inputs which are not controlled by the circuit.</p> <p>Internal inputs, which are a function of a previous output state.</p> <p>Asynchronous sequential circuit: do not use a clock signal – faster - change their state immediately when there is a change in the input signal.</p> <p>Synchronous sequential circuit: uses clock signal - slower compared to asynchronous. output changes state at the start of an input pulse and remains in that until the next input or clock pulse.</p> | <p>1</p> <p>1</p> <p>2</p> <p>1</p> <p>1</p> <p>1</p> | <p>7</p> | <p>7</p> |
| <p>III. 10</p> | <p>Shift registers hold the data in their memory which is moved or “shifted” to their required positions on each clock pulse</p> <p>The shift register, which allows serial input (one bit after the other through a single data line) and produces a parallel output is known as Serial-In Parallel-Out shift register.</p> <p>The logic circuit given below shows a serial-in-parallel-out shift register.</p> | <p>1</p> <p>1</p> <p>3</p> | <p>7</p> | <p>7</p> |

AB... Syis 13

| | | | | |
|---------|---|-----------------------|---|---|
| |  <p>The circuit consists of four D flip-flops which are connected. The clear (CLR) signal is connected in addition to the clock signal to all the 4 flip flops in order to RESET them. The output of the first flip flop is connected to the input of the next flip flop and so on. All these flip-flops are synchronous with each other since the same clock signal is applied to each flip flop.</p> | 2 | | |
| III. 11 | <p>A gated S R flip flop with the addition of a clock input circuitry is basically the J K flip flop. This circuit prevents the invalid output condition which occurs when both inputs are high.</p> <p>Most important characteristics is it toggles the previous output when $J=K=1$.</p>  <p>In the above circuit, we can see that the output is fed back to the enabling NAND gates. This makes the toggling action possible at $J=K=1$.</p> <p>Truth Table for J K Flip Flop</p> | 1 1 2 1 2 | 7 | 7 |


Bob: Sept 13

| Clock | J | K | Q_{n+1} | State |
|-------|---|---|------------------|--------|
| 0 | x | x | Q_n | |
| 1 | 0 | 0 | Q_n | Hold |
| 1 | 0 | 1 | 0 | Reset |
| 1 | 1 | 1 | 1 | Set |
| 1 | 1 | 1 | $\overline{Q_n}$ | Toggle |

JK flip-flops are used as one-bit storage elements, clock dividers and constructing counters and shift registers.


III. 12 BCD counter, also known as decade counter, is one of the types of most widely used digital counters, which counts up to 10 with an applied clock signal.

It is a 4-bit binary digital counter, counts from 0000 (0) to 1001 (9) in decimal form on the application of the clock signal.



When the count reaches the predetermined count value(10), it resets all the flip-flops and starts to count again from 0.

BCD or decade counter circuit is designed by using JK flip flops and NAND gate. The BCD counter it requires 4 JK flip flops because it is a 4-bit binary counter. The design of the decade counter is shown below.



Basu
Srin D

The truth table of the decade counter is shown below.

| Input pulses/clock pulses | Q3 | Q2 | Q1 | Q0 |
|---------------------------|----|----|----|-----------|
| 0 | 0 | 0 | 0 | 0(resets) |
| 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 |
| 3 | 0 | 0 | 1 | 1 |
| 4 | 0 | 1 | 0 | 0 |
| 5 | 0 | 1 | 0 | 1 |
| 6 | 0 | 1 | 1 | 0 |
| 7 | 0 | 1 | 1 | 1 |
| 8 | 1 | 0 | 0 | 0 |
| 9 | 1 | 0 | 0 | 1 |
| 10 | 0 | 0 | 0 | 0 |

It counts the decimal input pulses and displays the output in binary form. The output of the NAND gate is zero when the input pulse count reaches 9 (1001).

1