





Course Code: 2041		Revision : 2021		SET 2	
Course Title : BASIC ELECTRONICS		QID : 2106220058			
Qn. No.	Scoring Indicator	Split score	Sub Total	Total Score	
PART A					9
I.1	Phosphorus, Arsenic, Antimony, Bismuth [any two]	1	1	1	
I.2	The maximum voltage a diode can withstand in the reverse bias condition before breakdown.	1	1	1	
I.3	α is the ratio of transistor's collector current to emitter current.	1	1	1	
I.4	saturation	1	1	1	
I.5	 <p style="text-align: center;">Depletion type</p>	1	1	1	
I.6	Drain current is controlled by gate voltage.	1	1	1	
I.7		1	1	1	
I.8	Differentiator	1	1	1	
I.9	1.21	1	1	1	
PART B					24
II 1		1	3	3	
	The forbidden energy gap is not wide (for germanium $E_g = 0.72$ eV and for silicon $E_g = 1.12$ eV). The energy provided by heat at room temperature is sufficient to lift electrons from the valence band to the conduction band. Some electrons jump the gap and go to the conduction band. At room temperature, semiconductors are capable of conducting some electric current. At absolute zero temperature semiconductor acts like a perfect insulator.	2			
II 2	<p>Static Resistance : The opposition offered by a diode to the direct current flowing in forward bias condition is known as its DC or static resistance</p> <p>Dynamic Resistance : The resistance offered by the diode to the ac signal is called its dynamic or ac resistance</p> <p>Knee voltage : The minimum amount of forward voltage required for conduction of the diode</p>	1 1 1	3	3	
II 3	Zener breakdown takes place in a very thin junction, i.e. for heavy doping under reverse bias. In the zener breakdown mechanism, the electric field becomes as high as 10^7 V/m in the depletion layer. In this process it becomes possible for some electrons to jump across the barrier from p-material to n-material.	3	3	3	


II 9		6x0.5 marks	3	3																								
		<table border="1"> <thead> <tr> <th>BJT</th> <th>FET</th> </tr> </thead> <tbody> <tr> <td>Bipolar</td> <td>Unipolar</td> </tr> <tr> <td>Operation depends on both majority charge carriers and minority charge carriers.</td> <td>Operation depends on majority charge carriers</td> </tr> <tr> <td>Input impedance very less</td> <td>Input impedance is very large.</td> </tr> <tr> <td>Current control device.</td> <td>Voltage-controlled device.</td> </tr> <tr> <td>Noisy</td> <td>Less noisy.</td> </tr> <tr> <td>Less temperature stability</td> <td>Better temperature stability.</td> </tr> <tr> <td>Cheaper.</td> <td>costlier than BJT</td> </tr> <tr> <td>It has more gain.</td> <td>It has less gain.</td> </tr> <tr> <td>Bigger in size</td> <td>Smaller in size</td> </tr> <tr> <td>Its switching time is medium.</td> <td>Its switching time is fast.</td> </tr> <tr> <td>It consumes more power.</td> <td>It consumes less power</td> </tr> </tbody> </table>	BJT	FET	Bipolar	Unipolar	Operation depends on both majority charge carriers and minority charge carriers.	Operation depends on majority charge carriers	Input impedance very less	Input impedance is very large.	Current control device.	Voltage-controlled device.	Noisy	Less noisy.	Less temperature stability	Better temperature stability.	Cheaper.	costlier than BJT	It has more gain.	It has less gain.	Bigger in size	Smaller in size	Its switching time is medium.	Its switching time is fast.	It consumes more power.	It consumes less power		
	BJT	FET																										
	Bipolar	Unipolar																										
	Operation depends on both majority charge carriers and minority charge carriers.	Operation depends on majority charge carriers																										
	Input impedance very less	Input impedance is very large.																										
	Current control device.	Voltage-controlled device.																										
	Noisy	Less noisy.																										
	Less temperature stability	Better temperature stability.																										
	Cheaper.	costlier than BJT																										
	It has more gain.	It has less gain.																										
	Bigger in size	Smaller in size																										
Its switching time is medium.	Its switching time is fast.																											
It consumes more power.	It consumes less power																											


II 10		2	3	3
		1		

PART C

III 1.	<p>Diagram – P type</p> <p>When a trivalent an acceptor impurity is added to silicon, impurity atom replaces a silicon atom - Valence electrons of impurity form covalent bonds with the three neighbouring silicon atoms - The fourth silicon atom is unable to form a covalent bond - There is a deficiency of an electron</p> <p>Diagram - N type</p> <p>When a pentavalent impurity is added to silicon, impurity atom replaces a silicon atom. Four of these form covalent bonds with the surrounding four silicon atoms. The fifth electron is not associated with any covalent bond and is quite far from the nucleus.</p>	2	7	7
		1.5		
		2		
		1.5		

III 2.	<p>FORWARD BIAS : positive terminal of a battery to p-type, and the negative terminal to n-type - establishes an electric field which reduces the field created due to potential barrier - Once the potential barrier is eliminated, a conducting path is established for the flow of current - a large current starts flowing through the junction.</p> <p>REVERSE BIAS : positive terminal of a battery to n-type, and the negative terminal to p-type - majority carriers are drawn away from the junction - widens the depletion region and increases the barrier potential - establishes an electric field which increases the field due to the potential barrier - prevents the flow of majority charge carriers across the junction - practically no current flows</p> 	2	7	7
		2		
		3		

III 3.	 <p>Value of I_C increases with the increase in V_{CE} at constant I_B, the value of β also increases (as $\beta = I_C/I_B$) - When V_{CE} falls below a few tenths of a volt, I_C decreases rapidly as V_{CE} decreases - When V_{CE} drops below the value of V_{BE}, the collector-base junction becomes forward biased - In this condition, both junctions of the transistor are forward biased - In the active region, the collector current is β times greater than the base current - Thus, small input current I_B produces a large output current I_C - When $I_B = 0$, I_C is not zero but equal to the reverse leakage current I_{CEO}</p>	4	7	7
		3		




III 4.	 <p>Low resistance in input circuit, lets any small change in input signal to result in an appreciable change in the output. The emitter current caused by the input signal contributes the collector current, which when flows through the load resistor R_L, results in a large voltage drop across it. [CE configuration can also be used for explanation]</p>	4	7	7
		3		

III 5.					7	7	7
	S. No.	Characteristics	Common-base configuration	Common-emitter configuration	Common-collector configuration		
	1.	Input resistance	Low (50 Ω)	*Low (1 kΩ)	Very high (750 kΩ)		
	2.	Output resistance	Very high (500 kΩ)	High (10 kΩ)	Low (50 Ω)		
	3.	Current gain	Less than unity (0.98)	High (100)	High (100)		
	4.	Voltage gain	Small (150)	High (500)	Less than one		
	5.	Leakage current	Very small (5 μA for Ge 1 μA for Si)	Very large (500 μA for Ge 20 μA for Si)	Very large (500 μA for Ge 20 μA for Si)		
	6.	Applications	For high frequency applications	For audio frequency applications	For impedance matching		
	7.	Phase between input and output	0°	180°	0°		

III 6.					4	7	7
				<p>For a specific value of V_{CB}, the curve is a diode characteristic in the forward region - This is because the PN emitter junction is forward biased - When V_{CB} increases, the value of emitter current increases slightly - The junction behaves like a better diode as V_{CB} increases - The emitter current I_E increases rapidly with the small increase in V_{EB}</p>		3	

III 7.	[Any one of the following characteristics]				4	7	7
				<p>N channel JFET Drain Characteristics</p>			
				<p>Ohmic Region OA – current proportional to voltage – V_{DS} corresponding to point B is the pinch off voltage. Pinch off region/Amplifier region BC – I_D is independent of V_{DS} – As V_{DS} increases, channel resistance also increases - Breakdown region – After C, JFET enters into breakdown region – I_D increases to excessive value. As V_{GS} is decreased to negative values, pinch off voltage and breakdown voltage is decreased</p>		3	

<p>III 8.</p>	<div style="text-align: center;"> </div> <p>(i) Depletion mode. – Gate is negative - Electrons on the gate repel the free electrons in the n-channel, leaving a layer of positive ions in channel - depleted the n-channel of some of its free electrons - lesser number of free electrons are available for current conduction through channel - resistance of the channel is increased –greater the negative voltage on the gate, lesser is the current</p> <p>(ii) Enhancement mode – Gate is positive –induce negative charges in the n-channel - free electrons are added to those already in the channel - enhances the conductivity of the channel. The greater the positive voltage on the gate, greater the conduction</p>	<p>4</p> <p>7</p> <p>7</p>
<p>III 9.</p>	<div style="text-align: center;"> </div> <p>Inductor opposes any change in current that flows through it. This property is used in the series inductor filter. Reactance of the inductor is more for ac components and it offers more opposition to them. Inductor blocks the ripples and allows only dc component to flow through R_L</p> <div style="text-align: center;"> </div>	<p>3</p> <p>7</p> <p>7</p> <p>2</p> <p>2</p>
<p>III 10.</p>	<div style="text-align: center;"> </div> <p>During the positive half-cycle, D_1 is forward biased and D_2 is reverse-biased. C_1 is charged to the peak of the input voltage (V_p) less the diode drop. During negative half-cycle, D_2 is forward-biased and D_1 is reverse-biased. Peak voltage on C_1 adds to the input voltage to charge C_2 to approximately $2V_p$.</p>	<p>4</p> <p>7</p> <p>7</p> <p>3</p>

III 11.	 <ul style="list-style-type: none"> ▪ When the input voltage is greater than 3V, D1 is forward biased and D2 is reversed biased - limits the output voltage at 3V ▪ When the input voltage is less than -5V, D2 is forward biased and D1 is reversed biased - limits the output voltage at -5V ▪ When the input voltage is between 3V and -5V, both the diodes are reversed biased - During this time, output=input 	4 3	7	7
III 12.	<div style="display: flex; justify-content: space-around;"> <div data-bbox="351 627 638 985"> <p style="text-align: center;">INPUT</p>  </div> <div data-bbox="654 627 1037 985"> <p style="text-align: center;">OUTPUT</p>  </div> </div> <p>During negative cycle of input, C charges through diode and dc source till $(V1+3)$ volts with positive polarity of the capacitor at right. Charging is limited to $(V1+3)$. Capacitor acts as a dc source in series with the input. Then output = $(V1+3) + \text{input}$</p>	4 3	7	7