





ScoringIndicators





COURSENAME: DIGITAL ELECTRONICS

COURSECODE: 3044

QID: 2110220231

QNo	ScoringIndicators	Split score	Sub Total	Total score
PART A				9
I.1	1111	1	1	
I.2	11011101	1	1	
I.3	universal	1	1	
I.4	Very large scale integration	1	1	
I.5		1	1	
I.6	TWO	1	1	
I.7	Preset and Clear	1	1	
I.8	Ripple counters	1	1	
I.9	EEPROM	1	1	
PART B				24
II.1	10100	3	3	

II.2	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>$A \oplus B$</th> <th>\bar{A}</th> <th>\bar{B}</th> <th>$A\bar{B}$</th> <th>$\bar{A}B$</th> <th>$A\bar{B} + \bar{A}B$</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> </tbody> </table> <p>  ... is equivalent to ...  $A \oplus B = A\bar{B} + \bar{A}B$ </p>	A	B	$A \oplus B$	\bar{A}	\bar{B}	$A\bar{B}$	$\bar{A}B$	$A\bar{B} + \bar{A}B$	0	0	0	1	1	0	0	0	0	1	1	1	0	0	1	1	1	0	1	0	1	1	0	1	1	1	0	0	0	0	0	0	1.5+ 1.5	3	
A	B	$A \oplus B$	\bar{A}	\bar{B}	$A\bar{B}$	$\bar{A}B$	$A\bar{B} + \bar{A}B$																																					
0	0	0	1	1	0	0	0																																					
0	1	1	1	0	0	1	1																																					
1	0	1	0	1	1	0	1																																					
1	1	0	0	0	0	0	0																																					
II.3		3	3																																									
II.4	<p>a) The fan-in of a logic gate is defined as the number of inputs that the gate is designed to handle.</p> <p>b) The noise immunity of a logic circuit refers to the circuit's ability to tolerate noise voltages at its inputs. A quantitative measure of noise immunity is called noise margin.</p>	1.5+ 1.5	3																																									


<p>II.5</p>	<p>$D = \bar{A}B + A\bar{B}$</p> <p>$B_0 = \bar{A}B$</p>  <table border="1" data-bbox="730 353 1066 488"> <thead> <tr> <th>A</th> <th>B</th> <th>D</th> <th>B₀</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> </tbody> </table> <p>Half Subtractor</p> 	A	B	D	B ₀	0	0	0	0	0	1	1	1	1	0	1	0	1	1	0	0	<p>Truth table- 1 mark+ Equation- 1 mark+ logic diagram- 1 mark</p>	<p>3</p>	
A	B	D	B ₀																					
0	0	0	0																					
0	1	1	1																					
1	0	1	0																					
1	1	0	0																					
<p>II.6</p>	<table border="1" data-bbox="300 837 478 1003"> <thead> <tr> <th>Input</th> <th>S₁</th> <th>S₀</th> <th>Y</th> </tr> </thead> <tbody> <tr> <td>I₀</td> <td>0</td> <td>0</td> <td>I₀</td> </tr> <tr> <td>I₁</td> <td>0</td> <td>1</td> <td>I₁</td> </tr> <tr> <td>I₂</td> <td>1</td> <td>0</td> <td>I₂</td> </tr> <tr> <td>I₃</td> <td>1</td> <td>1</td> <td>I₃</td> </tr> </tbody> </table> <p>$Y = S_1 S_0 I_3 + \bar{S}_1 \bar{S}_0 I_2 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_0$</p> 	Input	S ₁	S ₀	Y	I ₀	0	0	I ₀	I ₁	0	1	I ₁	I ₂	1	0	I ₂	I ₃	1	1	I ₃	<p>1+ 2</p>	<p>3</p>	
Input	S ₁	S ₀	Y																					
I ₀	0	0	I ₀																					
I ₁	0	1	I ₁																					
I ₂	1	0	I ₂																					
I ₃	1	1	I ₃																					
<p>II.7</p>	<p>Combinational logic circuits</p> <p>1. Output level at any instant of time are dependent only on the levels present at the inputs at that time.</p> <p>2. Have no memory</p>	<p>Sequential logic circuits</p> <p>Output level at any instant of time are dependent not only on the levels present at the inputs at that time, but also on the prior input level conditions.</p> <p>Have memory</p>	<p>1.5+ 1.5</p>	<p>3</p>																				
<p>II.8</p>	 <p>Ring Counter</p>	<p>3</p>	<p>3</p>																					

II.9	The number of states through which the counter passes before returning to the starting state is called the modulus of the counter. Number of states in a mod-4 counter is 4.		2+ 1	3	
II.10	RAM	ROM	1+	3	
	1. RAM is random access memory	ROM is read only memory	1+		
	2. RAM is a volatile memory which could store the data as long as the power is supplied	ROM is a non-volatile memory which could retain the data even when power is turned off	1		
	3. Data stored in RAM can be retrieved and altered.	Data stored in ROM can only be read.			
PART C					42
III. 1	<p>a) $69_{16} - 43_{16} = 01101001+$ 10111101 $= 100100110$ $= 26_{16}$ (ignore carry)</p> <p>Carry is 1. Carry indicates result obtained is positive and is in hex itself. $69_{16} - 43_{16} = 26_{16}$</p> <p>b) $27_{16} - 73_{16} = 00100111+$ 10001101 $= 10110100$ $= B4$ (no carry)</p> <p>No carry indicates that the answer is negative and is in its 2's complement form. The 2's complement of B4 is 4C. Therefore the final result is $-4C_{16}$ $27_{16} - 73_{16} = -4C_{16}$</p>		3.5+ 3.5	7	7


<p>III. 2</p>	<p style="text-align: center;">$f = B\bar{C} + B\bar{D} + \bar{A}\bar{C}D$</p>	<p>K map 5+ Answer 2</p>	<p>7</p>	<p>7</p>
<p>III. 3</p>	<p>EX-OR gate</p> <p style="text-align: center;">X-OR</p> <p>AND gate</p>	<p>3.5+ 3.5</p>	<p>7</p>	

III. 4

$$F = \sum m(0, 1, 4, 5, 10, 11, 14, 15)$$



$$F = AC + \bar{A}\bar{C}$$



K-map

7

3+

Minimized

function

2+

Logic

diagram

2


III. 5

Gray Code Input				Binary Code Output			
G3	G2	G1	G0	B3	B2	B1	B0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	1	0	0	1	0
0	0	1	0	0	0	1	1
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	1
0	1	0	1	0	1	1	0
0	1	0	0	0	1	1	1
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	1
1	1	1	1	1	0	1	0
1	1	1	0	1	0	1	1
1	0	1	0	1	1	0	0
1	0	1	1	1	1	0	1
1	0	0	1	1	1	1	0
1	0	0	0	1	1	1	1

Truth table 2+
K map
and
equation
n 3+
Logic
diagram
2


7 7

Draw k map for B3,B2,B1,B0



III. 6

Inputs			Outputs							
X	Y	Z	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1




Decoder has 3 inputs and 8 outputs. It uses all AND gates and therefore outputs are active high.

Truth
table 2+
Logic
diagram
3+
Explana
tion 2

7

7

III. 7



Explain with an example (input binary sequence)

Logic diagram


3+
Explan
4

7

7

III. 8

Johnson counter is obtained from a serial-in serial-out shift register by providing a feedback from the inverted output of the last flip flop to the D input of the first flip flop.



CP	Q1	Q2	Q3	Q4
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1
8	0	0	0	0

Logic diagram


-3+
Sequen
ce table
2+
Explan 2

7


7

<p>III. 9</p>		<p>Logic diagram 4+explanation 3</p>	<p>7</p>	<p>7</p>																																			
<p>III. 10</p>	<table border="1" data-bbox="630 1563 1050 1780"> <thead> <tr> <th colspan="3">Inputs</th> <th colspan="2">Outputs</th> <th rowspan="2">Comments</th> </tr> <tr> <th>J</th> <th>K</th> <th>CLK</th> <th>Q</th> <th>\bar{Q}</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>↑</td> <td>Q_n</td> <td>Q_n</td> <td>No change</td> </tr> <tr> <td>0</td> <td>1</td> <td>↑</td> <td>0</td> <td>1</td> <td>RESET</td> </tr> <tr> <td>1</td> <td>0</td> <td>↑</td> <td>1</td> <td>0</td> <td>SET</td> </tr> <tr> <td>1</td> <td>1</td> <td>↑</td> <td>Q_{n+1}</td> <td>Q_{n+1}</td> <td>toggle</td> </tr> </tbody> </table> <p>Logic symbol</p> <p>Truth Table</p>	Inputs			Outputs		Comments	J	K	CLK	Q	\bar{Q}	0	0	↑	Q _n	Q _n	No change	0	1	↑	0	1	RESET	1	0	↑	1	0	SET	1	1	↑	Q _{n+1}	Q _{n+1}	toggle	<p>Circuit 4+truth table 1+explanation 2</p>	<p>7</p>	<p>7</p>
Inputs			Outputs		Comments																																		
J	K	CLK	Q	\bar{Q}																																			
0	0	↑	Q _n	Q _n	No change																																		
0	1	↑	0	1	RESET																																		
1	0	↑	1	0	SET																																		
1	1	↑	Q _{n+1}	Q _{n+1}	toggle																																		

III.
11



(a) Logic diagram



(b) Timing diagram

After pulses	State			R
	Q ₃	Q ₂	Q ₁	
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	0
4	1	0	0	0
5	1	0	1	0
6	1	1	0	1
	▼	▼	▼	
7	0	0	1	0

(c) Table for R

A mod 6 counter has six stable states 000, 001, 010, 011, 100, and 101. When the sixth clock pulse is applied the counter temporarily goes to 110 state, but immediately resets to 000 because of the feedback provided. It requires 3 flipflops.

For active low reset \bar{R} is used.

$R = 0$ for 000 to 101

$R = 1$ for 110

And

$R = X$ for 111

$$R = Q_3 Q_2 \bar{Q}_1 + Q_3 Q_2 Q_1 = Q_3 Q_2$$

Truth
table -
2+desig
n 3+
Logic
diagram
2

7 7

<p>III. 12</p>	<p>RAM is random access memory. The information stored in this type of memory is lost when the power supply is switched OFF. It is the volatile memory.</p> <p>Types of RAM</p> <ol style="list-style-type: none"> 1. Static RAM (SRAM) Memory cells are flip flops that will stay in given state indefinitely provided that power to the circuit is not interrupted 2. Dynamic RAM(DRAM) Store data as charges on capacitors. The stored data will gradually disappear because of capacitor discharge, therefore it is necessary to periodically refresh the data(recharge the capacitors) 3. SDRAM(synchronous dynamic RAM) Are synchronized with the clock speed that the microprocessor is optimized for. 4. DDRAM(double data rate synchronous DRAM) Supports data transfers on both edges of each clock cycle. doubling the memory chip's data throughput, consumes less power 	<p>1+ 2+ 2+ 2</p>	<p>7</p>	<p>7</p>
--------------------	--	-------------------------------	----------	----------