





## Scoring Indicators

Course Name: Digital Computer Fundamentals  
 Course Code: 3134

QID :


Q. No.	Scoring Indicators	Split score	Sub Totalscore	Total
<b>PART A</b>				
I.1	8		1	9
I.2	0010		1	
I.3	0		1	
I.4	0		1	
I.5	1		1	
I.6	1011		1	
I.7	False		1	
I.8	True		1	
I.9	4		1	
<b>PART B</b>				
II.1	173	3	3	24
II.2	Error detecting and error correcting codes: When data transmitted through a channel, due to noise they may be get corrupted Error detection and correcting codes are used to detect and correct errors, eg: hamming code	3	3	
II.3		3	3	
II.4	Logic Diagram Symbol 	Truth Table	3	
		TT Symbol	1.5	
		Symbol	1.5	
II.5	NOT $x$ 	1.5	3	
		1.5		
II.6	Short the inputs Law 1 $\overline{A + B} = \overline{A} \overline{B}$	1.5	3	
		1.5	proof	

A	B	A + B	$\overline{A + B}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

=

A	B	$\overline{A}$	$\overline{B}$	$\overline{A} \overline{B}$
0	0	1	1	1
0	1	1	0	0
1	0	0	1	0
1	1	0	0	0


II.7



3

3

II.8




1.5  
1.5

3

- It has a number of input lines
- One of which is activated at a given time
- It produces N-bit output code depending on the input line selected/activated

II.9



1.5

3

- In sequential logic circuit, the out depends up on the state of the logic circuit. 1.5
- It depends upon both the input as well as the previous output of the circuit.

Examples: Latches, Flip flops, counters, registers etc.

II.10

- When  $j = 1$   $k = 1$  and  $clk = 1$ ; Q output will toggle as long as CLK is high.
- Thus the output will be unstable creating a race-around problem with this basic JK circuit.
- This problem is avoided by ensuring that the clock input is at logic "1" only for a very short time,

3

**PART C**

III.1 a)119  
b)(7E3)16


3.5  
3.5

7

2/6







3.5

III.8 A combinational circuit that performs the addition of two bits is called a half adder.

7

The truth table for the half adder is listed below

1

it has two inputs X and Y

it has two out puts Sum and Carry out

Inputs		Outputs	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1




2

$$S = A\bar{B} + \bar{A}B = A \oplus B$$

1

$$C = AB$$



3

III.9

Combinational circuits

Sequential circuits

7

1. In combinational circuits, the output variables at any instant of time are dependent only on the present input variables.
2. Memory unit is not required in combinational circuits.
3. Combinational circuits are faster because the delay between the input and the output is due to propagation delay of gates only.
4. Combinational circuits are easy to design.

1. In sequential circuits, the output variables at any instant of time are dependent not only on the present input variables, but also on the present state, i.e. on the past history of the system.
2. Memory unit is required to store the past history of the input variables in sequential circuits.
3. Sequential circuits are slower than combinational circuits.
4. Sequential circuits are comparatively harder to design.

3.5

3.5

III.10

Synchronous sequential circuits	Asynchronous sequential circuits
<ol style="list-style-type: none"> <li>In synchronous circuits, memory elements are <u>clocked FFs</u>.</li> <li>In synchronous circuits, the change in input signals can affect memory elements upon activation of <u>clock signal</u>.</li> <li>The <u>maximum operating speed</u> of the clock depends on <u>time delays involved</u>.</li> <li><u>Easier to design</u>.</li> </ol>	<ol style="list-style-type: none"> <li>In asynchronous circuits, memory elements are either <u>unclocked FFs</u> or <u>time delay elements</u>.</li> <li>In asynchronous circuits, change in input signals can affect memory elements at any <u>instant of time</u>.</li> <li>Because of the absence of the clock, asynchronous circuits can operate faster than <u>synchronous circuits</u>.</li> <li>More difficult to design.</li> </ol>

3.5

7

3.5

III.11 Serial In / Serial Out Shift Registers (SISO)  
 Serial In / Parallel Out Shift Registers (SIPO)  
 Parallel In / Serial Out Shift Registers (PISO)  
 Parallel In / Parallel Out Shift Registers (PIPO)

Any 3

7


(3\*2)

(exp1+fig1)

+

List 1m

III.12



7

Fig 5M

Expl 2M