









	<p>2. Operating frequency 200KHz -500Khz</p> <p>3. Surface heating</p> <p>4. Equipment cost is low</p> <p>5. Used to heat metals</p>	<p>2. Operating frequency 1MHz-50 MHz</p> <p>3. Volume heating</p> <p>4. High</p> <p>5. To heat non metallic items. (any three)</p>			
II. 4	<p>Ladder logic program</p>  <p>AND OR NOT</p>			3	
II. 5	<p>NATURAL COMMUTATION</p> <p>When a thyristor is used in AC circuits the natural commutation takes place. As the current passes through its natural zero, the current through the SCR also reaches zero. Therefore the device goes to off state. This commutation is automatic and is natural.</p> <p>FORCED COMMUTATION</p> <p>In DC applications, there cannot be any zero crossing due to unidirectional characteristics of DC. So forced commutation is needed there. The external circuit used for forced commutation is called commutation circuit and the components used in commutation circuit are called commutating components.</p>			3	
II. 6	 <p>A single phase half bridge inverter consists of two SCRs, two diodes and three wire supply. For $0 < t < T/2$, thyristor T1 conducts and the load is subjected to a voltage $V_s/2$ due to the upper source. At $t=T/2$, thyristor T1 is commutated and T2 is gated ON. During the period $T/2 < t < T$, thyristor T2 conducts and the load is subjected to a voltage $-V_s/2$ due to the lower voltage source $V_s/2$.</p>		1 1/2	3	1 1/2
II. 7	<p>In electric resistance welding, two or more pieces of metals are fused together by ac or dc current of high value that flows for a short duration through the area of contact. The heat is produced by the resistance offered to the flow of the current at the junction of the two metals.</p> <p>TYPES OF ELECTRIC RESISTANCE WELDING</p> <p>SPOT WELDING, SEAM WELDING, BUTT WELDING, FLASH BUTT WELDING, PROJECTION WELDING</p>		1	3	2

<p>II.8</p>	<p>SUM = $A\bar{B} + \bar{A}B$ $C = AB$</p> 		<p>3</p>	
<p>II.9</p>	 <p>The outer P⁺ layer forms the collector of the IGBT. The adjacent N region consist of N⁺ layer and an N⁻ layer. Adjacent to the N region is a relatively large P island. Inside the P island are again N⁺ islands. The collector and emitter are the power terminals of IGBT. The switching control voltage is applied across the gate and the emitter.</p>	<p>1 1/2</p> <p>1 1/2</p>	<p>3</p>	


II.10			3	
PART C				
III	<p>TRIGGERING METHODS OF SCR</p> <p>When a thyristor is switched in to ON state, it is said to be fired or triggered. Some of the methods that can be used to trigger a thyristor are - Forward voltage triggering, Gate triggering, dv/dt triggering, Temperature triggering, Light triggering.</p> <p>Forward voltage triggering When anode to cathode forward voltage is increased with gate circuit open, reverse biased junction J2 will break due to avalanche breakdown at the break over voltage. At this voltage thyristor changes from OFF state to ON state.</p> <p>Gate triggering Application of a positive voltage to the gate terminal of the thyristor with respect to the cathode can trigger the SCR. Higher the gate current, lower is the break over voltage.</p> <p>dv/dt triggering With forward voltage across the anode and cathode of the thyristor, space charges exist in the depletion region near reverse biased junction J2 and therefore junction J2 behaves like a capacitance. If forward bias is suddenly applied, a charging current through the junction capacitance may turn on the SCR.</p> <p>Temperature triggering Thyristor can be triggered by rising the junction temperature only when anode to cathode voltage is close to the break over voltage.</p> <p>Light triggering In this method light particles are made to strike the reverse biased junction. This causes an increase in the number of electron-hole pairs and triggers the thyristor.</p>		7	7
42				

<p>IV</p>	 <p>Resistance triggering circuits suffer from a limited range of firing angle control (0-90°). The potentiometer setting R2 determines the gate voltage amplitude. When R2 is large, current i is small and the voltage across R ie, $V_g=iR$ is also small. As $V_{gp} < V_{gt}$, SCR will not turn on. Therefore load voltage $V_o=0$ When R2 is adjusted such that $V_{gp}=V_{gt}$. This gives the value of firing angle as 90°.</p> <p>If R2 is adjusted such that $V_{gp}>V_{gt}$. As soon as V_g becomes equal to V_{gt} for the first time, SCR is turned on. So firing angle is always less than 90°.</p>	<p>4</p>	<p>7</p>	<p>7</p>
<p>V</p>	 <p>The N layer (combination of N⁺ and N⁻ layer) on the top constitutes the Drain. N⁻ layer gives high voltage capability. Adjacent to the N⁻ zone is a large P island. Inside the P Island are again N⁺ islands. The source metal deposition covers a part of the N⁺ islands and also the middle part of the P Island between the N⁺ islands. Silicon dioxide is an insulation between the Silicon surface and the gate.</p> <p>A +ve voltage applied to the gate with respect to the source creates an electric field which pulls electrons from the N⁺ zone in to the P zone immediately near the gate. In this way an N channel is created linking the source N⁺ region and the drain N-region. This channel now provides the path for flow of current</p>	<p>3</p>	<p>7</p>	<p>7</p>

	from the drain to the source.			
VI	 <p>In this circuit the triggering of one thyristor turns off the other. Initially the capacitor is uncharged. When thyristor T1 is turned on by applying a gate pulse, load current flows from battery to load R1 through thyristor T1, along with a capacitor charging current from battery through load2(R2), capacitor C and thyristor T1. This current charges capacitor C to battery voltage Vs with polarity as shown in figure.</p> <p>To turn off T1, trigger pulse is applied to complementary thyristor T2. The capacitor voltage now appears as reverse bias across T1 and turns it off. Now load current flows from battery to load 2 (R2) through T2. In addition a charging current flows from battery through load1 (R1), capacitor C and T2. This charging current charges capacitor to supply voltage in the reverse polarity. When T1 is turned ON again, voltage across C reverse biases thyristor T2 and turns it off and the process repeats.</p>	4	7	7
VII	 <p>During the +ve half cycle, thyristors T1 and T2 are forward biased and when these two thyristors are triggered simultaneously at $\omega t = \alpha$, current flows through the path L-T1-RL-T2-N. Supply voltage from this instant appears across the output terminal and forces the current through the load. At instant π, input voltage reverses. Because of large inductance L, a part of negative supply voltage appears across the output terminals.</p> <p>During -ve half cycle of the input voltage, thyristors T3</p>	3+2	7	7
		2		

and T4 are forward biased and are fired at $\pi + \alpha$. So T1 and T2 will be turned off and the load current will be transferred from T1 and T2 to T3 and T4. The current now flows through the path N-T3-RL-T4-L. This continues in every half cycle and we get the output voltage as shown in figure.

VIII




When R is high, firing angle of TRIAC is large. When R is small, firing angle is small. When capacitor C charges to break over voltage of DIAC, it turns ON. Consequently the gate of the TRIAC receives a trigger pulse through the DIAC. So the TRIAC is turned ON. Now source voltage V_s appears across the load during the positive half cycle for $(\pi - \alpha)$ radian. When V_s becomes zero at $\omega t = \pi$, TRIAC turns off. During negative half cycle, the capacitor C now charges with lower plate positive. When V_c reaches V_{dt} of DIAC, both DIAC and TRIAC turn on and V_s appears across the load during the $-ve$ half cycle.


IX.a

Step up cyclo converter: - Here the output frequency is higher than the input frequency. i.e., $(f_o > f_s)$.


Step down cyclo converters: - Here the output frequency is lower than the input frequency. i.e., $(f_o < f_s)$.

IX.b







(any circuit)



2

X



OUTPUT WAVEFORM

Initially there would not be any current in the circuit because both the SCRs are in blocking state. If now SCR \$T_1\$ is triggered, neglecting the small voltage drop across \$L\$, the supply voltage \$E_{dc}\$ will appear across the left half of the transformer winding. By transformer action terminal \$B\$ will be at a potential of \$2E_{dc}\$ with respect to \$A\$. Thus capacitor will get charged to twice the supply voltage. The load voltage will be positive and of magnitude \$E_{dc}\$. The load current at this time is +ve.

When thyristor \$T_2\$ is fired, the commutating capacitor applies a voltage, \$-2E_{dc}\$ to appear across \$T_1\$. When this reverse voltage is applied across \$T_1\$, it will be turned off. SCR \$T_2\$ will

3+1


3

7

7


now be conducting and a voltage of $2E_{dc}$ will appear across transformer primary and the commutating capacitor, but with reverse polarity. When T1 is again turned ON, T2 will be turned off. Thus a rectangular waveform will be obtained at the output terminal of the transformer.

XI



In this system, main AC supply is rectified and the rectifier delivers power to maintain required charge on the batteries. Rectifier also supplies power to inverter continuously which is then given to AC type load through filter and normally ON switch. In case of main supply failure, batteries at once take over with no break of supply to the critical load. No discontinuity in the illumination is observed in case of no-break UPS.

XII



In this method, the speed of induction motor can be controlled by varying the stator voltage which is possible with the help of 3 sets of SCRs connected in anti parallel with each phase of input supply as shown in figure. The stator voltage can be reduced by delaying triggering pulse of the SCR. If we delay

7

4

7

3

7


4

7

3

these pulses, the voltage may be reduced from rated input voltage, which causes to decrease the speed of the motor.
 Here torque $T \propto V^2$ where V is the applied stator voltage. When the motor attains stable speed, $T \propto 1/N$.

XIII



4

CPU:- It is the brain of the system which has three sub parts.

- a) Microprocessor – Carries out mathematical and logical operations.
- b) Memory –The area of the CPU in which data and information is stored and retrieved.
Storage memory(ROM) -The operating system program set by the manufacturer is stored in ROM.
User memory(RAM) – Stores ladder logic program.
- c) Power supply –Internal power supply-Powers the CPU.
 - External power supply – Gives AC or DC power supply to I/O modules.

3

PROGRAMMING DEVICE:- Help the user to enter and modify the required program in to PLC memory and troubleshoot the PLC ladder diagram. Most commonly used programming device is PC.

INPUT/OUTPUT MODULES

The input module has terminals in to which outside process electrical signals generated by sensors are entered.
 The output module has terminals to which output signals are sent to activate relays, solenoids, motors, displays etc.

RACK & CHASSIS

Framework on which PLC parts are mounted.

7

7

<p>XIV</p>	<p>Data comparison instructions are used to compare two values, stored in different words.</p> <div data-bbox="306 322 730 479" style="border: 1px solid black; padding: 5px; margin: 10px 0;"> <p>EQU EQUAL Source A Source B</p> </div> <p>Equal To (EQU) – This instruction compares two values for equality. If the values stored in Source A and Source B are equal, the rung output becomes true.</p> <p>Greater than or Equal To (GEQ)- This instruction compares if a value is greater than or equal to another value.</p> <p>Greater than (GRT) – If the value stored in Source A is greater than the value stored in source B, then the rung output becomes true.</p> <p>Less than or Equal to (LEQ) – If the value stored in source A is less than or equal to value in source B, then the rung output becomes true.</p> <p>Less Than (LES) – If the value stored in source A is less than the value in source B , then the rung output becomes true.</p> <p>Not Equal To (NEQ) – If the values stored in source A and Source B are unequal, then the rung output becomes true.</p> <p>Limit Test (LIM)- It compares if the given value lies within a specified range.</p> <p>Masked Compare Equal To (MEQ)- This instruction uses selected bits to compare two values for equality.</p>		<p>7</p>	<p>7</p>
------------	---	--	----------	----------