

305

13




## Scoring Indicators


COURSE NAME: DIGITAL ELECTRONICS




COURSE CODE: 3044 (21)


QID: 2110220223


Q.NO	Scoring Indicators	Split Score	Sub Total	Total Score
	<b>PART A</b>			<b>9</b>
I.1	Hexadecimal system	1	1	1
I.2	01010	1	1	1
I.3	Emitter Coupled Logic (ECL)	1	1	1
I.4	2	1	1	1
I.5	Toggle	1	1	1
I.6	Combinational Circuit	1	1	1
I.7	3	1	1	1
I.8	the total number of states = $2^4 = 16$ states	1	1	1
I.9	Electrically Erasable Programmable Read-only Memory	1	1	1
	<b>PART B</b>			<b>24</b>
II.1	6 5 0 E + <u>0 8 C 1</u> <u>6 D C F</u>	3	3	3
II.2	$\overline{A B} = \overline{A} + \overline{B}$ $\overline{A + B} = \overline{A} \overline{B}$	(1.5*2)	3	3
II.3	<p style="text-align: right;">Gray</p> <p style="text-align: right;">Binary</p>	3	3	3

<p>II.4</p>	<p>The half adder circuit has two inputs: A and B, which add two input digits and generates a carry and a sum.</p> <p><math>S = A \oplus B</math></p> <p><math>C = AB</math></p> <table border="1" data-bbox="352 434 912 667"> <thead> <tr> <th colspan="2">Inputs</th> <th colspan="2">Outputs</th> </tr> <tr> <th>A</th> <th>B</th> <th>SUM</th> <th>CARRY</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>1</td> </tr> </tbody> </table> 	Inputs		Outputs		A	B	SUM	CARRY	0	0	0	0	0	1	1	0	1	0	1	0	1	1	0	1	<p>Fig:1 Exp :2</p>	<p>3</p>	<p>3</p>
Inputs		Outputs																										
A	B	SUM	CARRY																									
0	0	0	0																									
0	1	1	0																									
1	0	1	0																									
1	1	0	1																									
<p>II.5</p>	<p>D Flip-flop</p>  <p>Table of truth:</p> <table border="1" data-bbox="711 1055 890 1272"> <thead> <tr> <th>clk</th> <th>D</th> <th>Q</th> <th><math>\bar{Q}</math></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Q</td> <td><math>\bar{Q}</math></td> </tr> <tr> <td>0</td> <td>1</td> <td>Q</td> <td><math>\bar{Q}</math></td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	clk	D	Q	$\bar{Q}$	0	0	Q	$\bar{Q}$	0	1	Q	$\bar{Q}$	1	0	0	1	1	1	1	0	<p>3</p>	<p>3</p>	<p>3</p>				
clk	D	Q	$\bar{Q}$																									
0	0	Q	$\bar{Q}$																									
0	1	Q	$\bar{Q}$																									
1	0	0	1																									
1	1	1	0																									
<p>II.6</p>	<p>Serial-in to Serial-out (SISO) – the data is shifted serially “IN” and “OUT” of the register, one bit at a time in either a left or right direction under clock control.</p> 	<p>Fig:2 Exp:1</p>	<p>3</p>	<p>3</p>																								

II.7	<table border="1"> <thead> <tr> <th data-bbox="344 237 395 349">Sr. No.</th> <th data-bbox="395 237 711 349">Combinational circuits</th> <th data-bbox="711 237 999 349">Sequential circuits</th> </tr> </thead> <tbody> <tr> <td data-bbox="344 349 395 506">1.</td> <td data-bbox="395 349 711 506">In combinational circuits, the output variables are at all times dependent on the combination of input variables.</td> <td data-bbox="711 349 999 506">In sequential circuits, the output variables dependent not only on the present input variables but they also depend up on the past history of these input variables.</td> </tr> <tr> <td data-bbox="344 506 395 640">2.</td> <td data-bbox="395 506 711 640">Memory unit is not required in combinational circuits.</td> <td data-bbox="711 506 999 640">Memory unit is required to store the past history of input variables in the sequential circuit.</td> </tr> <tr> <td data-bbox="344 640 395 775">3.</td> <td data-bbox="395 640 711 775">Combinational circuits are faster in speed because the delay between input and output is due to propagation delay of gates.</td> <td data-bbox="711 640 999 775">Sequential circuits are slower than the combinational circuits.</td> </tr> <tr> <td data-bbox="344 775 395 864">4.</td> <td data-bbox="395 775 711 864">Combinational circuits are easy to design.</td> <td data-bbox="711 775 999 864">Sequential circuits are comparatively harder to design.</td> </tr> <tr> <td data-bbox="344 864 395 943">5.</td> <td data-bbox="395 864 711 943">Parallel adder is a combinational circuit.</td> <td data-bbox="711 864 999 943">Serial adder is a sequential circuit.</td> </tr> </tbody> </table>	Sr. No.	Combinational circuits	Sequential circuits	1.	In combinational circuits, the output variables are at all times dependent on the combination of input variables.	In sequential circuits, the output variables dependent not only on the present input variables but they also depend up on the past history of these input variables.	2.	Memory unit is not required in combinational circuits.	Memory unit is required to store the past history of input variables in the sequential circuit.	3.	Combinational circuits are faster in speed because the delay between input and output is due to propagation delay of gates.	Sequential circuits are slower than the combinational circuits.	4.	Combinational circuits are easy to design.	Sequential circuits are comparatively harder to design.	5.	Parallel adder is a combinational circuit.	Serial adder is a sequential circuit.	Any 3 (3*1)	3	3
Sr. No.	Combinational circuits	Sequential circuits																				
1.	In combinational circuits, the output variables are at all times dependent on the combination of input variables.	In sequential circuits, the output variables dependent not only on the present input variables but they also depend up on the past history of these input variables.																				
2.	Memory unit is not required in combinational circuits.	Memory unit is required to store the past history of input variables in the sequential circuit.																				
3.	Combinational circuits are faster in speed because the delay between input and output is due to propagation delay of gates.	Sequential circuits are slower than the combinational circuits.																				
4.	Combinational circuits are easy to design.	Sequential circuits are comparatively harder to design.																				
5.	Parallel adder is a combinational circuit.	Serial adder is a sequential circuit.																				
II.8		Fig :3	3	3																		
II.9	<table border="1"> <thead> <tr> <th data-bbox="344 1397 703 1420"><b>Synchronous Counter</b></th> <th data-bbox="708 1397 999 1420"><b>Asynchronous Counter</b></th> </tr> </thead> <tbody> <tr> <td data-bbox="344 1420 703 1476">All flip flops are triggered with same clock.</td> <td data-bbox="708 1420 999 1476">Different clock is applied to different flip flops.</td> </tr> <tr> <td data-bbox="344 1476 703 1509">It is faster.</td> <td data-bbox="708 1476 999 1509">It is lower</td> </tr> <tr> <td data-bbox="344 1509 703 1543">Design is complex.</td> <td data-bbox="708 1509 999 1543">I Design is relatively easy.</td> </tr> <tr> <td data-bbox="344 1543 703 1576">Decoding errors not present.</td> <td data-bbox="708 1543 999 1576">Decoding errors present.</td> </tr> <tr> <td data-bbox="344 1576 703 1644">Any required sequence can be designed</td> <td data-bbox="708 1576 999 1644">Only fixed sequence can be designed.</td> </tr> </tbody> </table>	<b>Synchronous Counter</b>	<b>Asynchronous Counter</b>	All flip flops are triggered with same clock.	Different clock is applied to different flip flops.	It is faster.	It is lower	Design is complex.	I Design is relatively easy.	Decoding errors not present.	Decoding errors present.	Any required sequence can be designed	Only fixed sequence can be designed.	Any 3 (3*1)	3	3						
<b>Synchronous Counter</b>	<b>Asynchronous Counter</b>																					
All flip flops are triggered with same clock.	Different clock is applied to different flip flops.																					
It is faster.	It is lower																					
Design is complex.	I Design is relatively easy.																					
Decoding errors not present.	Decoding errors present.																					
Any required sequence can be designed	Only fixed sequence can be designed.																					
II.10	<p><b>Random Access Memory (RAM)</b> is used to store the programs and data being used by the CPU in real-time. The data on the random-access memory can be read, written, and erased any number of times. RAM is a hardware element where the data</p>	3	3	3																		

	<p>being currently used is stored. It is a volatile memory. Types of RAM:</p> <ol style="list-style-type: none"> <li>1. <b>Static RAM</b>, or (SRAM) which stores a bit of data using the state of a six-transistor memory cell.</li> <li>2. <b>Dynamic RAM</b>, or (DRAM) which stores a bit data using a pair of transistor and capacitor which constitute a DRAM memory cell.</li> </ol>																																	
	<b>PART C</b>			<b>42</b>																														
III.1	<p>Universal Gates: A universal gate is a gate which can implement any Boolean function without need to use any other gate type</p> <p><b>Implementing NOT, AND &amp; OR using only NAND Gate</b></p> <p><b>NOT</b> </p> <p><b>AND</b> </p> <p><b>OR</b> </p>	<p>Fig :3*2 Exp :1</p>	7	7																														
III.2	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="border: none;"></td> <td style="border: none;"><i>ab</i></td> <td style="border: none;">00</td> <td style="border: none;">01</td> <td style="border: none;">11</td> <td style="border: none;">10</td> </tr> <tr> <td style="border: none;"><i>cd</i></td> <td style="border: none;">00</td> <td></td> <td></td> <td style="text-align: center;">x</td> <td></td> </tr> <tr> <td style="border: none;">01</td> <td style="border: none;">00</td> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td style="text-align: center;">x</td> <td style="text-align: center;">1</td> </tr> <tr> <td style="border: none;">11</td> <td style="border: none;">00</td> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td></td> <td></td> </tr> <tr> <td style="border: none;">10</td> <td style="border: none;">00</td> <td></td> <td style="text-align: center;">x</td> <td></td> <td></td> </tr> </table> <p><b>F = a'd + c'd</b></p>		<i>ab</i>	00	01	11	10	<i>cd</i>	00			x		01	00	1	1	x	1	11	00	1	1			10	00		x			<p>Fig:4 Ans: 3</p>	7	7
	<i>ab</i>	00	01	11	10																													
<i>cd</i>	00			x																														
01	00	1	1	x	1																													
11	00	1	1																															
10	00		x																															

III.3	 <p><math>F = C'D + BD + B'D'</math></p>	Fig :4 Ans :3	7	7																																																											
III.4	<p>The binary coded decimal (BCD) is a type of binary code used to represent a given decimal number in an equivalent binary form. The most common BCD code is the 8421 BCD code. 8, 4, 2 and 1 represent the weights of different bits in the four-bit groups, starting from the (MSB) most significant bit (to extreme left) and proceeding towards the least significant (LSB) bit.</p> <table border="1" data-bbox="359 1086 742 1556"> <thead> <tr> <th rowspan="2">Decimal</th> <th colspan="4">Binay (BCD)</th> </tr> <tr> <th>8</th> <th>4</th> <th>2</th> <th>1</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>3</td><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>4</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>5</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>6</td><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>7</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>8</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>9</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> </tbody> </table>	Decimal	Binay (BCD)				8	4	2	1	0	0	0	0	0	1	0	0	0	1	2	0	0	1	0	3	0	0	1	1	4	0	1	0	0	5	0	1	0	1	6	0	1	1	0	7	0	1	1	1	8	1	0	0	0	9	1	0	0	1	7	7	7
Decimal	Binay (BCD)																																																														
	8	4	2	1																																																											
0	0	0	0	0																																																											
1	0	0	0	1																																																											
2	0	0	1	0																																																											
3	0	0	1	1																																																											
4	0	1	0	0																																																											
5	0	1	0	1																																																											
6	0	1	1	0																																																											
7	0	1	1	1																																																											
8	1	0	0	0																																																											
9	1	0	0	1																																																											
III.5	<p>A circuit , consisting of n full adders , that will add n-bit binary numbers. The output consists of n sum bits and a carry bit. Cout of one full adder is connected to Cin of the next full adder. The number of full adders used will depend on the number of bits in the binary digits which require to be added</p>	Fig :4 Exp:3																																																													



Block diagram of n-bit parallel adder

The bits are added with full-adder. Starting from the least significant position to form the sum and carry. The input carry  $C_{in}$  in the least significant position must be zero. The value  $C_{out}$  of each FA is transferred into the input carry  $C_{in}$  of the next full-adder that adds the bits one higher significant position to left. The sum bits are thus generated starting from the rightmost position and are available as soon as the corresponding previous carry bit is generated.

III.6

A multiplexer is a combinational circuit that has  $2^n$  input lines and a single output line.

In the  $4 \times 1$  multiplexer, there is a total of four inputs, i.e.,  $A_0, A_1, A_2,$  and  $A_3$ , 2 selection lines, i.e.,  $S_0$  and  $S_1$  and single output, i.e.,  $Y$ . On the basis of the combination of inputs that are present at the selection lines  $S_0$  and  $S_1$ , one of these 4 inputs are connected to the output





Fig :3  
Exp:4

7

7


The logical expression of the term Y is as follows:

$$Y = S_1' S_0' A_0 + S_1' S_0 A_1 + S_1 S_0' A_2 + S_1 S_0 A_3$$



III.7

It is a combinational logic circuit that receives the n input lines and generates a maximum of 2<sup>n</sup> unique output lines.



Inputs			Outputs							
x	y	z	D0	D1	D2	D3	D4	D5	D6	D7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Fig:3  
Exp:4

7

7

$$D_0(x, y, z) = \bar{x} \bar{y} \bar{z}$$

$$D_1(x, y, z) = \bar{x} \bar{y} z$$

$$D_2(x, y, z) = \bar{x} y \bar{z}$$


$$D_3(x, y, z) = \bar{x} y z$$

$$D_4(x, y, z) = x \bar{y} \bar{z}$$

$$D_5(x, y, z) = x \bar{y} z$$

$$D_6(x, y, z) = x y \bar{z}$$


$$D_7(x, y, z) = x y z$$



III.8

A Demultiplexer is a combinational logic circuit that receives the information on a single input line and transmits the same information over one of 'n' possible output lines.

A 1-to-4 demultiplexer has a single input (D), two selection lines (S1 and S0) and four outputs (Y0 to Y3). The input data goes to any one of the four outputs at a given time for a particular combination of select lines.




Data Input	Select Inputs		Outputs				
	D	S <sub>1</sub>	S <sub>0</sub>	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>
D	0	0	0	0	0	0	D
D	0	1	0	0	D	0	0
D	1	0	0	D	0	0	0
D	1	1	D	0	0	0	0

$$Y_0 = \overline{S_1} \overline{S_0} D$$

$$Y_1 = \overline{S_1} S_0 D$$


$$Y_2 = S_1 \overline{S_0} D$$

$$Y_3 = S_1 S_0 D$$



III.9 JK flip-flop has two inputs. And using the two inputs the flip-flop can be set, reset, hold (memory) or toggled. Unlike the SR flip-flop, in the JK flip-flop, when both inputs J and K are 1 then the output of the flip-flop toggles


Fig:3  
Exp:4



Truth Table

CLK	J	K	$Q_{n+1}$
↑	0	0	$Q_n$
*	0	1	0
↑	1	0	1
↑	1	1	$Q_n'$

In the JK flip-flop, at the rising edge of the clock, when **J = 0 and K = 0** then flip-flop **retains (holds) the current state**. When **J = 0 and K = 1**, then flip-flop **resets to 0**. When **J = 1 and K = 0**, then flip-flop **sets the output to 1**. And when **J = 1 and K = 1** then **output of the flip-flop toggles**. When the clock signal is low, then irrespective of the value of J and K inputs, the flop-flop retains the present state



III.10


A ring counter is also known as SISO (serial in serial out) shift register counter, where the output of the flip flop is connected to the input of the flip flop which acts as a ring counter

Fig:3  
Exp:4


7

7

$Q_A$	$Q_B$	$Q_C$	$Q_D$
0	0	0	0
1	0	0	0
1	1	0	0
1	1	1	0
1	1	1	1
0	1	1	1
0	0	1	1
0	0	0	1
repeat			



Ring Counter: shift register output fed back to input



III.11 MOD 10 asynchronous counter counts from 0000 to 1001. Rest of the states are invalid. To design the combinational circuit of valid states, following truth table and K-map is drawn


Fig :3  
Exp:4

7


7

After pulses	Count			
	Q <sub>4</sub>	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	0	0	0	0

(a) Count table



(b) K-Map



III.12

ROM

ROM stands for **Read Only Memory**. The memory from which can only be read but cannot write on it. This type of memory is non-volatile. The information is stored permanently. The single-write, multiple-read nature of ROM makes it most suitable to store boot-up programs and the firmware applications

**Programmable Read Only Memory (PROM)**

**PROMs** are blank ROMs and contain no pre-recorded instructions. These allow the user to program it only once, using PROM programmers, after which their contents can never be changed. This is because, a typical PROM with all 1's in it will be programmed to have 0's by blowing-off the fuses using high voltage pulses, wherever required. As this is an irreversible process, PROMs are one-time programmable.

7

7

7

<b>Erasable and Programmable Read Only Memory (EPROM)</b>			
---	--	--	--

These devices comprise of an array of transistors characterized by floating-gates, which are programmed one-by-one with the help of high-voltage pulses. However, such a programmed **EPROM** can be erased by exposing them to strong ultra-violet (UV) light for certain duration, after which they can be programmed once again. Nevertheless, multiple-erase operations cause wearing out of the device due to which they lack the unlimited reprogramming ability. These kind of memory devices are generally used to store firmware programs which demand frequent upgrades.