

Q No	SCORING INDICATORS	Split score	Sub Total	Total score
	3131-COMPUTER ORGANISATION-SET B		1	
	<b>FART A</b>			<b>9</b>
I. 1	Program Counter (PC)		1	
I. 2	Redundant Array of Independent /Inexpensive Disks		1	
I. 3	Input		1	
I. 4	Small Computer System Interface		1	
I. 5	ALU		1	
I. 6	Memory Buffer Register		1	
I. 7	(Any two) 1. AX: This is the accumulator 2. BX: This is the base register. 3. CX: This is the counter register. 4. DX: This is the data register.		1	
I. 8	IMB (2 <sup>20</sup> bytes)		1	
I. 9	Carry Zero Sign Parity Auxiliary Carry etc. Any two		1	
	<b>PART B</b>			<b>24</b>
II. 1	Computer Components 1.input Unit 2.Output unit 3. Central Processing Unit 4.Memory  The Control Unit and the Arithmetic and Logic Unit constitute the Central Processing Unit  • Data and instructions need to get into the system -- Input Unit • The results is given out to the user --Output Unit • Temporary storage of code and results is needed -- Main memory	Listing (1)  Explanation:2	3	

II. 2	<ul style="list-style-type: none"> <li>• Erasable programmable read-only memory</li> <li>• Erasure process can be performed repeatedly</li> <li>• More expensive than PROM but it has the advantage of the multiple update capability</li> </ul>	3	3	
II. 3	<p>Flat-Panel Display Monitor: In comparison to the CRT, a <u>flat-panel display</u> is a type of video display with less volume, weight, and power consumption. They can be hung on the wall or worn on the wrist.</p> <p>Flat-panel displays are currently used in calculators, video games, monitors, laptop computers, and graphical displays.</p>	Def:2 Applications :1 (2+1)	3	
II. 4	<ul style="list-style-type: none"> <li>• The basic interface for connecting peripheral devices to a PC is a small computer system interface.</li> <li>• Based on the specification, it can typically respond up to 16 external devices using a single route, along with a host adapter.</li> <li>• Small Computer System Interface is used to boost performance, deliver fast data transfer delivery and provide wider expansion for machines like CD-ROM drivers, scanners, DVD drives and CD writers. Small Computer System Interface is most commonly used for RAID, servers, highly efficient desktop computers, and storage area networks.</li> <li>• The Small Computer System Interface has control, which is responsible for transmitting data across the Small Computer System Interface bus and the computers.</li> </ul>	Any three points	3	
II. 5	<p>ADD (R3),R1</p> <p>Executing this instruction requires the following actions:</p> <ol style="list-style-type: none"> <li>1) Fetch the instruction.</li> <li>2) Fetch the first operand.</li> <li>3) Perform the addition</li> <li>4) Load the result into R1.</li> </ol>	3	3	
II. 6	<p>Features of hardwired control unit</p> <ul style="list-style-type: none"> <li>• Hardwired control unit generates the control signals needed for the processor using logic circuits</li> <li>• Hardwired control unit is faster when compared to microprogrammed control unit as the required control signals are generated with the help of hardwares</li> <li>• Difficult to modify as the control signals that need to be generated are hard wired</li> <li>• More costlier as everything has to be realized in terms of</li> </ul>	Any three	3	

	<p>logic gates</p> <ul style="list-style-type: none"> <li>It cannot handle complex instructions as the circuit design for it becomes complex.</li> </ul>			
II. 7	<p>MDR The Memory Data Register stores data that is being sent to, or received from, the memory along the bidirectional data bus.</p> <p>MAR The Memory Address Register is used to store the address to access memory.</p> <p>IR When memory is read, the data first goes to the MBR. If the data is an instruction it gets moved to the Instruction Register.</p>	(1+1+1)	3	
II. 8	<p>Microprogrammed control Unit</p>		3	
II.9	<p>Data Segment register(DS)</p> <p>Code Segment register(CS)</p> <p>Stack Segment register(SS)</p> <p>Extra Segment register(ES)</p>		Any three (1+1+1)	3
II.10	<p>Pentium features</p> <ul style="list-style-type: none"> <li>The Pentium is a 32-bit processor,</li> </ul>		Any three	

	<ul style="list-style-type: none"> <li>• It has a 32-bit address bus and a 64-bit data bus.</li> <li>• This processor's data bus serves the on-chip caches, but not the 32-bit registers.</li> <li>• The internal and external data buses are connected through the caches.</li> <li>• processor consists of 8K byte code cache, 8K byte data cache.</li> <li>• Translation Look-aside Buffer (TLB)</li> <li>• Branch Trace Buffer (BTB)</li> <li>• Integer pipelines U and V</li> <li>• floating-point pipeline</li> <li>• Microcode ROM</li> <li>• and Control Unit (CU).</li> </ul>		3	
	PART C			42
III.	<u>Features of Optical Disks</u> <ul style="list-style-type: none"> <li>• Durability: Optical disks are less likely to degrade over time than other storage media, such as magnetic tape, HDDs, and SSDs. They are also resistant to most environmental threats, such as power surges and magnetic disturbances.</li> <li>• Portability: Optical disks are portable.</li> <li>• Inexpensive: Optical disks are inexpensive.</li> <li>• Reliable storage: Optical disks are a reliable way to store data for long periods without degradation, making them useful for archival purposes.</li> <li>• Capacity: Optical storage has a superior capacity compared to conventional magnetic-storage media.</li> <li>• Recording characteristics: Optical storage has good recording characteristics, making it well-suited to memory-intensive applications.</li> <li>• Data recording: Data is recorded on an optical disk by heating and melting a small spot on the disk with a high-powered laser beam.</li> <li>• Data reading: A low-powered laser beam is used to read the disk by detecting the amount of light reflected.</li> </ul>	Any four features	4	7

Examples: CD,DVD,Blu Ray DISC etc

Listing:3

IV Memory Cell Operation




Fig-2

Figure 5.1 Memory Cell Operation

The basic element of a semiconductor memory is the memory cell. Although a variety of electronic technologies are used, all semiconductor memory cells share certain properties:

- They exhibit two stable (or semistable) states, which can be used to represent binary 1 and 0. They are capable of being written into (at least once), to set the state. They are capable of being read to sense the state.


Figure 5.1 depicts the operation of a memory cell. Most commonly, the cell has three functional terminals capable of carrying an electrical signal. The select terminal, as the name suggests, selects a memory cell for a read or write operation.

The control terminal indicates read or write. For writing, the other terminal provides an electrical signal that sets the state of the cell to 1 or 0. For reading, that terminal is used for output of the cell's state. The details of the internal organization, functioning, and timing of the

Expl-2

7

	<p>memory cell depend on the specific integratedcircuit technology used and are beyond the scope of this book, except for a briefsummary. For our purposes, we will take it as given that individual cells can be selected for reading and writing operations.</p> <p>Synchronous DRAM (SDRAM)</p> <ul style="list-style-type: none"> <li>• One of the most widely used forms of DRAM</li> <li>• Exchanges data with the processor synchronized to an external clock signal and running at the full speed of the processor/memory bus without imposing wait states</li> <li>• With synchronous access the DRAM moves data in and out under control of the system clock <ul style="list-style-type: none"> <li>• The processor or other master issues the instruction and address information which is latched by the DRAM</li> <li>• The DRAM then responds after a set number of clock cycles</li> <li>• Meanwhile the master can safely do other tasks while the SDRAM is processing</li> </ul> </li> </ul>	3		
V	<p>Read only memory</p> <ul style="list-style-type: none"> <li>• Non-volatile: ROM retains its contents even when the device's power is off.</li> <li>• Read-only: Data stored in ROM can only be read from, not written to.</li> <li>• Essential: ROM contains the instructions needed for a computer to start up and run its programs.</li> </ul> <p>Programmable ROM (PROM)</p> <ul style="list-style-type: none"> <li>• Less expensive alternative</li> <li>• Non volatile and may be written into only once</li> <li>• Writing process is performed electrically and may be performed by supplier or customer at a time later than the</li> </ul>	1		
		2		

	<p>original chip fabrication</p> <ul style="list-style-type: none"> <li>• Special equipment is required for the writing process</li> <li>• Provides flexibility and convenience</li> <li>• Attractive for high volume production runs</li> </ul> <p>EPROM</p> <ul style="list-style-type: none"> <li>• Erasable programmable read-only memory</li> <li>• Erasure process can be performed repeatedly</li> <li>• More expensive than PROM but it has the advantage of the multiple update capability</li> </ul> <p>Flash Memory</p> <ul style="list-style-type: none"> <li>• Intermediate between EPROM and EEPROM in both cost and functionality</li> <li>• Uses an electrical erasing technology, does not provide byte-level erasure</li> </ul> <p>Microchip is organized so that a section of memory cells are erased in a single action or “flash”</p>	2	7	
VI	<p>Processor-memory interface</p>  <p>The diagram shows a Processor on the left and Memory on the right. A vertical line labeled 'Processor-memory interface' connects them. Three horizontal lines connect the Processor and Memory: the top one is labeled 'k-bit address' with an arrow pointing from Processor to Memory; the middle one is labeled 'n-bit data' with a double-headed arrow; the bottom one is labeled 'Control lines (R/W, etc.)' with a double-headed arrow. The Memory block contains the text 'Up to 2<sup>k</sup> addressable locations' and 'Word length = n bits'.</p> <p>The connection between the processor and its memory consists of address, data, and control lines, as shown in Figure.</p> <p>The processor uses the address lines to specify the memory location involved in a data transfer operation, and uses the data lines to transfer the data.</p> <p>At the same time, the control lines carry the command indicating a Read or a Write operation and whether a byte or a word is to be transferred.</p> <p>The control lines also provide the necessary timing information</p>	2	7	5

	<p>and are used by the memory to indicate when it has completed the requested operation.</p> <p>When the processor-memory interface receives the memory's response, it asserts the MFC signal.</p> <p>This is the processor's internal control signal that indicates that the requested memory operation has been completed..</p>			
VII	<p><b>Direct Memory Access (DMA):</b> A special control unit may be provided to transfer a block of data directly between an I/O device and the main memory, without continuous intervention by the processor.</p> <p>Control unit which performs these transfers is a part of the I/O device's interface circuit. This control unit is called as a DMA controller. DMA controller performs functions that would be normally carried out by processor. For each word, it provides the memory address and all the control signals. To transfer a block of data, it increments the memory addresses and keeps track of the number of transfers. DMA controller can transfer a block of data from an external device to the processor, without any intervention from the processor.</p> <p>To initiate the DMA transfer, the processor informs the DMA controller of:</p> <ul style="list-style-type: none"> <li>• Starting address,</li> <li>• Number of words in the block.</li> <li>• Direction of transfer (I/O device to the memory, or memory to the I/O device).</li> </ul> <p>Once the DMA controller completes the DMA transfer, it informs the processor by raising an interrupt signal.</p>	<p>Def: 2</p> <p>Working: 5</p>	7	
VIII	<p>Memory-mapped I/O and programmed I/O are both methods for transmitting data between a CPU and peripheral devices, but they differ in several ways:</p> <p><b>Memory-mapped I/O</b> In this method, the CPU treats I/O devices as computer memory and uses the same address space for both memory and I/O. This allows for faster response times and more direct access to I/O devices. Memory-mapped I/O is commonly used in modern computer systems because it's efficient and easy to implement. However, it can lead to conflicts between memory and I/O devices if not managed properly.</p> <p><b>Programmed I/O</b> In this method, the CPU controls the entire I/O operation. Programmed I/O includes isolated I/O and port-mapped</p>	(3.5+3.5)	7	


	<p>I/O. Isolated I/O offers more control over I/O operations and is useful for complex devices. Port-mapped I/O uses special CPU instructions for I/O operations, and is limited to one register for moving data.</p>			
IX	<p><b>Three Standard Interfaces</b></p> <p>A standard interface used primarily on computer backplanes to connect interface cards and peripheral devices to the processor bus.</p> <p>Listing:1</p> <ul style="list-style-type: none"> <li>• <u>A Universal Serial Bus (USB)</u> is a common interface that allows the connection between devices and host controllers including a personal computer (PC). It connects peripheral devices including digital cameras, mice, keyboards, printers, scanners, media devices, external hard drives, and flash drives.</li> <li>• <u>PCI(Peripheral Component Interconnect)</u> is often used for video display cards, network interfaces (e.g. Ethernet), and peripheral interfaces such as SCSI or USB.PCI card can be inserted into a PCI slot on a motherboard, providing additional I/O ports on the back of a computer.</li> <li>• <u>SCSI (Small Computer System Interface)</u> is used to connect and communicate between computers and peripheral devices, such as hard disk drives, tape drives, CD/DVD drives, and scanners. SCSI was originally developed as both a protocol and a parallel physical interface.</li> </ul>	2	7	2
X	<p><b><u>Keyboard</u></b></p> <p>The keyboard is the most frequent and widely used input device for entering data into a computer. Although there are some additional keys for performing other operations, the keyboard layout is similar to that of a typical typewriter. Generally, keyboards come in two sizes: 84 keys or 101/102 keys but currently keyboards with 104 keys or 108 keys are also available for Windows and the Internet.</p> <p>Types of Keys</p> <ul style="list-style-type: none"> <li>• <b>Numeric Keys:</b> It is used to enter numeric data or move the</li> </ul>	3		

	<p>cursor. It usually consists of a set of 17 keys.</p> <ul style="list-style-type: none"> <li>• Typing Keys: The letter keys (A-Z) and number keys (09) are among these keys.</li> <li>• Control Keys: These keys control the pointer and the screen. There are four directional arrow keys on it. Home, End, Insert, Alternate(Alt), Delete, Control(Ctrl), etc., and Escape are all control keys (Esc).</li> <li>• Special Keys: Enter, Shift, Caps Lock, NumLk, Tab, etc., and Print Screen are among the special function keys on the keyboard.</li> <li>• Function Keys: The 12 keys from F1 to F12 are on the topmost row of the keyboard.</li> </ul> <p><b>Scanner</b></p> <p>Scanner is an input device that functions similarly to a photocopier. It's employed when there's information on paper that needs to be transferred to the computer's hard disc for subsequent manipulation. The scanner collects images from the source and converts them to a digital format that may be saved on a disc. Before they are printed, these images can be modified.</p> <p><b>Video displays</b></p> <p>Monitors, also known as <u>Visual Display Units (VDUs)</u>, are a computer's primary output device. It creates images by arranging small dots, known as pixels, in a rectangular pattern. The amount of pixels determines the image's sharpness. The two kinds of viewing screens used for monitors are described below.</p> <p>Cathode-Ray Tube (CRT) Monitor: Pixels are minuscule visual elements that make up a <u>CRT display</u>. The higher the image quality or resolution, the smaller the pixels.</p> <p>Flat-Panel Display Monitor: In comparison to the CRT, a <u>flat-panel display</u> is a type of video display with less volume, weight, and power consumption. They can be hung on the wall or worn on the wrist.</p>	2	7	
XI	<p>Microoperations for fetching a word</p> <ul style="list-style-type: none"> <li>• CPU transfers the <i>address of the required information to MAR</i> from where it is transferred through Address Bus to Memory</li> <li>• In the same time CPU uses it's control lines of memory bus to indicate that a <i>read operation</i> is required</li> <li>• After issuing this request CPU waits until it receives a feedback from the memory indicating that the requested function has been completed</li> <li>• This is done using another control signal on the memory bus.</li> </ul>			

	<p>referred to as <i>Memory Function Completed (MFC)</i></p> <ul style="list-style-type: none"> <li>The memory sets this signal to 1 to indicate that the contents of the specified location in the memory have been read and are available on the data lines of the memory bus and thus available for use inside the CPU</li> <li>This completes the memory operation.</li> </ul> <p><b>Example:</b> Assume that the address of the memory location to be accessed is in register R0 and data is to be loaded into register R1. Following sequence of operations are used.</p> <ol style="list-style-type: none"> <li>1) <math>MAR \leftarrow [R0]</math></li> <li>2) Read</li> <li>3) Wait for MFC signal</li> <li>4) <math>R1 \leftarrow [MDR]</math></li> </ol>	7	7	
XII	<p><b>Principle of Pipelining</b></p> <ul style="list-style-type: none"> <li>Pipelining is the process of accumulating instruction from the processor through a pipeline.</li> <li>It allows storing and executing instructions in an orderly process. It is also known as pipeline processing.</li> <li>Pipelining is a technique where multiple instructions are overlapped during execution.</li> <li>Pipeline is divided into stages and these stages are connected with one another to form a pipe like structure.</li> <li>Instructions enter from one end and exit from another end. Pipelining increases the overall instruction throughput.</li> <li>In pipeline system, each segment consists of an input register followed by a combinational circuit. The register is used to hold data and combinational circuit performs operations on it. The output of combinational circuit is applied to the input register of the next segment.</li> </ul> <p>Types of Pipeline It is divided into 2 categories:</p> <ol style="list-style-type: none"> <li>1. Arithmetic Pipeline</li> </ol>	<p>Definitio n:3</p> <p>7</p> <p>Types :2</p>		

	<p>2. Instruction Pipeline</p> <p><b>Advantages of Pipelining</b></p> <ol style="list-style-type: none"> <li>1. The cycle time of the processor is reduced.</li> <li>2. It increases the throughput of the system</li> <li>3. It makes the system reliable.</li> </ol> <p><b>Disadvantages of Pipelining</b></p> <ol style="list-style-type: none"> <li>1. The design of pipelined processor is complex and costly to manufacture.</li> <li>2. The instruction latency is more</li> </ol>	1		
XIII	<ul style="list-style-type: none"> <li>• A multi-core processor is an integrated circuit with two or more processors connected to it for faster simultaneous processing of several tasks.</li> <li>• When compared to single-core processors, a multicore processor has the potential of doing more tasks.</li> <li>• Low energy consumption when doing many activities at once.</li> <li>• Data takes less time to reach its destination since both cores are integrated on a single chip.</li> <li>• With the use of a small circuit, the speed can be increased.</li> <li>• Detecting infections with anti-virus software while playing a game is an example of multitasking.</li> <li>• With the use of low frequency, it can accomplish numerous tasks at the same time.</li> <li>• In comparison to a single-core processor, it is capable of processing large amounts of data.</li> </ul>	Any seven points	7	

XIV



Fig(4)

Block Diagram of 8086 Microprocessor

Electronics Desk

7

8086 is a 16-bit microprocessor and was designed in 1978 by Intel. It has 20-bit address bus.

1 MB address in the memory.

The architecture of 8086 microprocessor is composed of 2 major units, the BIU i.e., Bus Interface Unit and EU i.e., Execution Unit. The figure shows the block diagram of the architectural representation of the 8086 microprocessor:

Expla:  
(3)

#### Bus Interface Unit (BIU)

The Bus Interface Unit (BIU) manages the data, address and control buses.

The BIU functions in such a way that it:

- Fetches the sequenced instruction from the memory,
- Finds the physical address of that location in the memory where the instruction is stored and
- Manages the 6-byte pre-fetch queue where the pipelined instructions are stored.

<p>An 8086 microprocessor exhibits the property of pipelining the instructions in a queue while performing decoding and execution of the previous instruction. This saves the processor time of operation by a large amount. This pipelining is done in a 6-byte queue. Also, the BIU contains 4 segment registers. Each segment register is 16-bit. The segments are present in the memory and these registers hold the address of all the segments. These registers are as follows:</p> <ol style="list-style-type: none"> <li>1. Code segment register: It is a 16-bit register and holds the address of the instruction or program stored in the code segment of the memory.</li> </ol> <p>Also, the IP in the block diagram is the instruction pointer which is a default register that is used by the processor in order to get the desired instruction. The IP contains the offset address of the next byte that is to be taken from the code segment.</p> <ol style="list-style-type: none"> <li>2. Stack segment register: The stack segment register provides the starting address of the stack segment in the memory. Like in stack pointer, PUSH and POP operations are used in this segment to give and take the data to/from it.</li> <li>3. Data segment register: It holds the address of the data segment. The data segment stores the data in the memory whose address is present in this 16-bit register.</li> <li>4. Extra segment register: Here the starting address of the extra segment is present. This register basically contains the address of the string data.</li> </ol> <p>It is to be noteworthy that the physical address of the instruction is achieved by combining the segment address with that of the offset address.</p> <p>6-byte pre-fetch queue: This queue is used in 8086 in order to perform pipelining. As at the time of decoding and execution of the instruction in EU, the BIU fetches the sequential upcoming instructions and stores it in this queue.</p> <p>The size of this queue is 6-byte. This means at maximum a 6-byte instruction can be stored in this queue. The queue exhibits FIFO behavior., first in first out.</p>			
---	--	--	--