



314


8

Scoring Indicators

Question Paper Set B

DIGITAL COMPUTER FUNDAMENTALS -TED (21) - 3134

Q No	Scoring Indicators	Split score	Sub Total	Total score
PART A				9
I. 1	$704_8 = 111\ 000\ 100_2$	1	1	9
I. 2	0011	1	1	
I. 3	American Standard Code for Information Interchange	1	1	
I. 4	Eight	1	1	
I. 5		1	1	
I. 6		1	1	
I. 7	n select lines and one out put	0.5+0.5	1	
I. 8	A combinational logic circuit is one whose output solely depends on its current inputs. sequential circuits, on the other hand, are built using combinational circuits and memory elements called "flip-flops". These circuits generate output that depends on the current and previous states.	0.5 +0.5	1	
I. 9	PRESET and CLEAR	0.5+0.5	1	
PART B				24
II. 1	$EEEE_{16}$	3	3	3

II.2	A parity bit is a check bit, which is added to a block of data for error detection purposes. It is used to validate the integrity of the data. The value of the parity bit is assigned either 0 or 1 that makes the number of 1s in the message block either even or odd depending upon the type of parity.				3	3	3																																				
II.3	De Morgan's First Law :states that the complement of the product of two or more variables is corresponding to the sum of the complement of each variable. Second Law: The complement of the sum of all the terms is equal to the product of the complement of each term. (or write the Boolean equation)				1.5 + 1.5	3	3																																				
II.4	$X(X+Y) = XX + XY$ $= X(1+Y)$ $= X(1)$ $= X = RHS$				3	3	3																																				
II.4	<table border="1"> <thead> <tr> <th>X</th> <th>Y</th> <th>Z</th> <th>F</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	X	Y	Z	F	0	0	0	0	0	0	1	1	0	1	0	0	0	1	1	1	1	0	0	0	1	0	1	0	1	1	0	1	1	1	1	0				3	3	3
X	Y	Z	F																																								
0	0	0	0																																								
0	0	1	1																																								
0	1	0	0																																								
0	1	1	1																																								
1	0	0	0																																								
1	0	1	0																																								
1	1	0	1																																								
1	1	1	0																																								
II.5	Starting from a true Boolean equation, another relation can be obtained by interchanging each OR sign with AND sign and each 1 with 0. $x+xy = x$ duality is $X.(X+Y) = X$				1.5 + 1.5	3	3																																				
II.6	 <table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>				A	B	Q	0	0	0	0	1	1	1	0	1	1	1	0	1.5+1 .5	3	3																					
A	B	Q																																									
0	0	0																																									
0	1	1																																									
1	0	1																																									
1	1	0																																									

II.7

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

truth table 1
equation 1
figure 1

$S = \bar{A}B + A\bar{B}$
 $C = A \cdot B$

1+1+1

3

3

II.8

Logic Circuit Of 2-To-1 Multiplexer

select input output

0 D0

1 D1

$Y = D0\bar{S} + D1S$

1.5+1.5

3

3

II.9

Sr. No.	Parameter	Asynchronous counter	Synchronous counter
1.	Circuit complexity	Logic circuit is simple.	With increase in number of states, the logic circuit becomes complicated.
2.	Connection pattern	Output of the preceding FF, is connected to clock of the next FF.	There is no connection between output of preceding FF and CLK of next one.
3.	Clock input	All the FFs are not clocked simultaneously.	All FFs receive clock signal simultaneously.
4.	Propagation delay	P.D. = $n * (td)$ where n is number of FF and td is p.d. per FF.	P.D. = $n * (td)_{FF} + (td)_{gate}$. It is much shorter than that of asynchronous counter.
5.	Maximum frequency of operation	Low because of the long propagation delay.	High due to shorter propagation delay.

any three

1x3

3

3

II.10

figure 1.5
state table 1.5

Set	Reset	Output
1	1	No change*
0	1	Q=1
1	0	Q=0
0	0	Invalid state

* can be used for data storage

1.5 +1.5

3

3

III - PART C				42
III 1.	<p>a) $375_8 = 3 \times 8^2 + 7 \times 8 + 5 = 253_{10}$</p> <p>b) $ABCD_{16} = 1010\ 1011\ 1100\ 1101_2 = 125715_8$</p> <p>c) $258_{10} = 100000010_2 = 102_{16}$</p>	2+2+3	7	7
III 2a	<p>ASCII is a 7-bit character set containing 128 characters. It contains the numbers from 0-9, the upper and lower case English letters from A to Z, and some special characters. The character sets used in modern computers, in HTML, and on the Internet, are all based on ASCII.</p> <p>A Gray code is an encoding of numbers so that adjacent numbers have a single digit differing by 1. The term Gray code is often used to refer to a "reflected" code, or more specifically still, the binary reflected Gray code.</p>	2+2	4	7
III 2.b	<p>6 = 0110, 7 = 0111</p> <p>0110 + 0111 ----- 1101 since the result is > 9 add 6 to the result 0110 ----- 10011 = BCD 0001 0011 = 13₁₀</p>	3	3	
III 3		2+3+2	7	7
III.4	<p>$F(A,B,C,D) = \Sigma(0,1,2,5,8,9,10)$</p> <p>SOP = $B'D' + B'C' + A'C'D$</p> <p>POS</p> <p>$F' = AB + CD + BD'$</p> <p>$F = \overline{AB + CD + BD'}$</p> <p>$= \overline{AB} \cdot \overline{CD} \cdot \overline{BD'}$</p> <p>$= (\overline{A+B}) \cdot (\overline{C+D})$</p> <p>$= (\overline{A+B}) \cdot (\overline{C+D})$</p> <p>K map - 2, grouping 2, SOP 1.5, POS 1.5</p>		2+ 2+ 1.5+ 1.5	7

III.8

2线-4线一位译码器

真值表

A ₁	A ₀	D ₃	D ₂	D ₁	D ₀
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

最小项等式

$$D_0 = \bar{A}_1 \cdot \bar{A}_0$$

$$D_1 = \bar{A}_1 \cdot A_0$$

$$D_2 = A_1 \cdot \bar{A}_0$$

$$D_3 = A_1 \cdot A_0$$

5+2

7

7

figure 5 marks explanation 2 marks

III.9

Serial In/ Serial out

Serial in/Parallel out

Parallel in/Serial out

Parallel in/Parallel out

figure 4 marks explanation 3 marks

The shift register, which allows serial input (one bit after the other through a single data line) and produces a serial output is known as Serial-In Serial-Out shift register. Since there is only one output, the data leaves the shift register one bit at a time in a serial pattern, thus the name Serial-In Serial-Out Shift Register.

The shift register, which allows serial input (one bit after the other through a single data line) and produces a parallel output is known as Serial-In Parallel-Out shift register.

The shift register, which allows parallel input (data is given separately to each flip flop and in a simultaneous manner) and produces a serial output is known as Parallel-In Serial-Out shift register.

The shift register, which allows parallel input (data is given separately to each flip flop and in a simultaneous manner) and also produces a parallel output is known as Parallel-In parallel-Out shift register.

4+3

7

7

III. 10

Taken from the website : www.doc.ic.ac.uk

4 + 3

7


7

A ring counter is a typical application of the Shift register. The ring counter is almost the same as the shift counter. The only change is that the output of the last flip-flop is connected to the input of the first flip-flop in the case of the ring counter but in the case of the shift register it is taken as output. Except for this, all the other things are the same.


No. of states in Ring counter = No. of flip-flop used

(figure 4 explanation 3)

The T flip-flop is also called toggle flip-flop. It is a change of the JK flip-flop. The T flip flop is received by relating both inputs of a JK flip-flop. The T flip-flop is received by relating the inputs 'J' and 'K'. When T = 0, both AND gates are disabled.



T flip-flop component and truth table:



T	Q	Q _{next}	Comment
0	0	0	hold state (no clk)
0	1	1	hold state (no clk)
1	0	1	toggle
1	1	0	toggle

Figure 4 explanation 3

III.
11


4+3

7

7

III.
12

A four-bit "up" counter



All J and K inputs are connected to VDD so for each clock input ,

4+3

7

7

<p>the flip flop toggles. Input clock is given to first flop. The output of this is the LSB. The output of previous one act as the clock of the next flipflop. So second flipflop toggles on every 2nd clock, third flip flop toggles on every 4th clock and fourth one flips on every 8th clock. So ths will produce count sequence from 0000 to 1111 and repeats.</p>			
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	--	--	--

Figure 4 explanation 3

DIGITAL COMPUTER FUNDAMENTALS

TED(21) - 3134

Mark Distribution

Module	Hours/ Module (hi)	Marks/ Module (h/H) * 123 ($\pm 5\%$)	Type of Questions							
			Part A		Part B		Part C		Total	
			No. of questions	Marks	No. of questions	Marks	No. of questions	Marks	No. of questions	Marks
1	8	23 (22-24)	3	3	2	6	2	14	7	23
2	11	32 (30-34)	2	4	4	12	2	14	10	28
3	12	34 (32-36)	2	1	2	6	4	28	7	36
4	12	34 (32-36)	2	1	2	6	4	28	7	36
Total	43	123	9	9	10	30	12	84	31	123

Cognitive Level Distribution

Cognitive Level	Marks	% of Marks
Remembering	5	4
Understanding	64	52
Applying	54	44
Total	123	100