

DIPLOMA EXAMINATION IN ENGINEERING/ TECHNOLOGY

COMPUTER ARCHITECTURE– Scheme of Evaluation

Qn No	Answer	Mark splitup
	PART A	
1	<ul style="list-style-type: none"> — Small amount of fast memory — Sits between main memory and CPU — May be located on CPU chip or module 	2x1
2	<p>The processor continues with other work after delegating I/O operation to the DMA module.</p> <p>The DMA module transfers the entire block of data, one word at a time, directly to or from memory, without going through the processor.</p> <p>When the transfer is complete, the DMA module sends an interrupt signal to the processor.</p> <p>the processor is involved only at the beginning and end of the transfer</p>	2x1
3	Contains a word of data to be written to memory or the word most recently read	2x1
4	In a two stage instruction pipeline, when second stage is executing the instruction, the first stage takes advantage of any unused memory cycles to fetch and buffer the next instruction. This is called <i>instruction prefetch</i> or <i>fetch overlap</i>	2
5	MAR, MBR, PC, IR	2x.5
	Part B	
1	<ul style="list-style-type: none"> ○ Registers <ul style="list-style-type: none"> — In CPU ○ Internal or Main memory <ul style="list-style-type: none"> — May include one or more levels of cache — “RAM” ○ External memory-Backing store ○ goes down the hierarchy, the following occur: <ul style="list-style-type: none"> a. Decreasing cost per bit b. Increasing capacity c. Increasing access time 	

d. Decreasing frequency of access of the memory by the processor




Figure 4.1 The Memory Hierarchy

2

- Both volatile
 - Power needed to preserve data
- **Dynamic cell**
 - Simpler to build, smaller
 - More dense
 - Less expensive
 - Larger memory units
 - Used in main memory

Bits stored as charge in capacitors

Charges leak

Need refreshing even when powered

Simpler construction

Smaller per bit

Slower

Essentially analogue-Level of charge determines value

- **Static**
 - Faster
 - Used in Cache memory

Bits stored as on/off switches

No charges to leak

No refreshing needed when powered

More complex construction

Larger per bit

	<p>More expensive Does not need refresh circuits Digital</p>	
3	<div data-bbox="430 593 821 817" data-label="Diagram"> </div> <p data-bbox="438 840 813 862">Figure 7.2 Block Diagram of an External Device</p> <p data-bbox="311 996 1228 1243"> <i>Control logic</i> associated with the device controls the device's operation in response to direction from the I/O module. The <i>transducer</i> converts data from electrical to other forms of energy during output and from other forms to electrical during input. a buffer is associated with the transducer to temporarily hold data being transferred between the I/O module and the external environment; a buffer size of 8 to 16 bits is common. </p>	<p>Fig -3 Exp -3</p>
4		<p>Fig-3 Expl-3</p>




Figure 6.5 Components of a Disk Drive

5

Control Registers

- variety of processor registers used to control the operation of the processor. Not visible to the user.
- Some may be visible to machine instructions executed in a control or operating system mode.
- different machines will have different register organizations

Four registers are essential to instruction execution:

- **Program counter (PC):** Contains the address of an instruction to be fetched
- **Instruction register (IR):** Contains the instruction most recently fetched
- **Memory address register (MAR):** Contains the address of a location in memory
- **Memory buffer register (MBR):**
 - Contains a word of data to be written to memory or the word most recently read

2+4x1

6

execution of a program consists of the sequential execution of instructions. Each instruction is executed during an instruction cycle made up of shorter subcycles (e.g., fetch, indirect, execute, interrupt). The execution of each subcycle involves one or more shorter operations, that is, micro-operations. Micro-operations are the functional, or atomic, operations of a processor.

Fig-3
Expl-3




Figure 15.1 Constituent Elements of a Program Execution

7




Figure 15.10 Control Unit with Decoded Inputs

- instruction register - The control unit makes use of the opcode from instruction register and will perform different actions (issue a different combination of control signals) for different instructions.
- To simplify the control unit logic, decoder generates a unique logic input for each opcode.
- The clock portion of the control unit issues a repetitive sequence of pulses for measuring the duration of micro-operations.
- Period of the clock pulses must be long enough to allow the propagation of signals along data paths and through processor circuitry.
- the control unit emits different control signals at different time units within a single instruction cycle. So a counter as input to the control unit, with a different control signal being used.

Fig-3
Expl-3

- At the end of an instruction cycle, the control unit must feed back to the counter to reinitialize it at T1.

Part C

MODULE – 1

III
a.

Characteristics of Memory system

list Fig-4
Exp-4

Table 4.1 Key Characteristics of Computer Memory Systems

Location	Performance
Internal (e.g. processor registers, main memory, cache)	Access time
External (e.g. optical disks, magnetic disks, tapes)	Cycle time
	Transfer rate
Capacity	Physical Type
Number of words	Semiconductor
Number of bytes	Magnetic
	Optical
Unit of Transfer	Magneto-optical
Word	Physical Characteristics
Block	Volatile/nonvolatile
Access Method	Erasable/nonerasable
Sequential	Organization
Direct	Memory modules
Random	physical arrangement of bits to form words.
Associative	

b.




Figure 2.1 Structure of the IAS Computer

- Stored Program concept
- Main memory for storing programs and data
- ALU operating on binary data
- Control unit interpreting instructions from memory and executing
- Input and output equipment operated by control unit

Fig-4
Exp-3

OR

IV
a.

Fig-4
Exp-3




Figure 3.16 Bus Interconnection Scheme

data lines provide a path for moving data among system modules.

The data bus may consist of 32, 64, 128, or even more separate lines, the number of lines being referred to as the *width* of the data bus. Because each line can carry only 1 bit at a time

address lines are used to designate the source or destination of the data on the data bus.

The **control lines** are used to control the access to and the use of the data and address lines. Because the data and address lines are shared by all components,

there must be a means of controlling their use. Control signals transmit both command and timing information among system modules. Timing signals indicate the validity of data and address information. Command signals specify operations to be performed.

b.

Table 4.2 Elements of Cache Design

Cache Addresses	Write Policy
Logical	Write through
Physical	Write back
Cache Size	Write once
Mapping Function	Line Size
Direct	Number of caches
Associative	Single or two level
Set Associative	Unified or split
Replacement Algorithm	
Least recently used (LRU)	
First in first out (FIFO)	
Least frequently used (LFU)	
Random	

Fig -5

Expl-3

MODULE - 2

V
a.

- Recording & retrieval via conductive coil called a head
- May be single read/write head or separate ones
- During read/write, head is stationary, platter rotates
- Write
 - Current through coil produces magnetic field
 - Pulses sent to head
 - Magnetic pattern recorded on surface below
- Read (contemporary)
 - Separate read head, close to write head
 - Partially shielded magneto resistive (MR) sensor used for

Fig-3

Expl-3

reading whose Electrical resistance depends on direction of magnetic field





Figure 6.1 Inductive Write/Magneto-resistive Read Head

3x3

RAID 0

- No redundancy
- Data striped across all disks
- Round Robin striping
- Increase speed
 - Multiple data requests probably not on same disk
 - Disks seek in parallel
 - A set of data is likely to be striped across multiple disks

b.




(a) RAID 0 (Nonredundant)

RAID 1

- Mirrored Disks

diff paper


- Data is striped across disks
- 2 copies of each stripe on separate disks
- Read from either
- Write to both
- Recovery is simple
 - o Swap faulty disk & re-mirror
 - o No down time
- Expensive



(b) RAID 1 (Mirrored)

RAID 2

- Disks are synchronized
 - o Very small stripes
- Often single byte/word
- Error correction calculated across corresponding bits on disks
- Multiple parity disks store Hamming code error correction in corresponding positions
- Lots of redundancy
 - o Expensive
 - o Not used



(c) RAID 2 (Redundancy through Hamming code)

OR

VI
a.

Fig -3
Expl -4

	<pre> graph TD A[Issue read command to I/O module] -- "CPU -> I/O Do something else" --> B[Read status of I/O module] B -- "Interrupt I/O -> CPU" --> C{Check status} C -- "Error condition" --> A C -- "Ready" --> D[Read word from I/O module] D -- "I/O -> CPU" --> E[Write word into memory] E -- "CPU -> Memory" --> F{Done?} F -- "No" --> A F -- "Yes" --> G[Next instruction] </pre> <p>(b) Interrupt-Driven I/O</p>	
b.	<ul style="list-style-type: none"> — Control & Timing - to coordinate the flow of traffic between internal resources and external devices. — Processor Communication- <ul style="list-style-type: none"> ○ Command decoding I/O module accepts commands from the processor, typically sent as signals on the control bus ○ Data: Data are exchanged between the processor and the I/O module over the data bus. ○ Status reporting: peripherals are so slow, it is important to know the status of the I/O module. ○ Address recognition: each I/O device has an address. I/O module must recognize one unique address for each peripheral it controls. — Device Communication <ul style="list-style-type: none"> ○ involves commands, status information, and data — Data Buffering <p>transfer rate into and out of main memory or the processor is quite high, the rate is orders of magnitude lower for many peripheral devices and covers a wide range. Data coming from main memory are sent to an I/O module in a rapid burst. The data are buffered in the I/O module and then sent to the peripheral device at its data rate and vice versa.</p> — Error Detection <p>I/O module is often responsible for error detection and for subsequently reporting errors to the processor. One class of errors includes mechanical and electrical malfunctions reported by the device (e.g., paper jam, bad disk track).</p> 	<p>Listing - 2.5</p> <p>Expl-5.5</p>

MODULE - 3		
VII	<p>User-Visible Registers</p> <p>A user-visible register is one that may be referenced by means of the machine language that the processor executes.</p> <p>categories:</p> <ul style="list-style-type: none"> ➤ General purpose ➤ Data ➤ Address ➤ Condition codes <p>General-purpose registers can be assigned to a variety of functions by the programmer. general-purpose register can contain the operand for any opcode. example, there may be dedicated registers for floating-point and stack operations. general-purpose registers can be used for addressing functions (e.g., register indirect, displacement) in some cases.</p> <p>Data registers Used only to hold data and cannot be employed in the calculation of an operand address.</p> <p>Address registers Devoted to a particular addressing mode. Examples:</p> <ul style="list-style-type: none"> • Segment pointers: A segment register holds the address of the base of the segment. There may be multiple registers: for example, one for the operating system and one for the current process. • Index registers: These are used for indexed addressing and may be autoindexed. • Stack pointer: dedicated register that points to the top of the stack. This allows implicit addressing; push, pop, and other stack instructions need not contain an explicit stack operand. <p>condition codes (also referred to as <i>flags</i>). partially visible to the user</p> <ul style="list-style-type: none"> ➤ Condition codes are bits set by the processor hardware as the result of operations. ➤ Eg. an arithmetic operation may produce a positive, negative, zero, or overflow result. 	4x2
b.		Structure-4 Function-3




Figure 12.1 The CPU with the System Bus

- major components of the processor are
 - an *arithmetic and logic unit* (ALU) and
 - a *control unit* (CU).
- The ALU does the actual computation or processing of data.
- The control unit controls the movement of data and instructions into and out of the processor and controls the operation of the ALU.
- Minimal internal memory, consisting of a set of storage locations, called *registers*.
- The data transfer and logic control paths together known as *system bus*. This element is needed to transfer data between the various registers and the ALU because the ALU operates only on data in the internal processor memory.

Function of processor is

- ✓ **Fetch instruction:** The processor reads an instruction from memory (register, cache, main memory).
- ✓ **Interpret instruction:** The instruction is decoded to determine what action is required.
- ✓ **Fetch data:** The execution of an instruction may require reading data from memory or an I/O module.
- ✓ **Process data:** The execution of an instruction may require performing some arithmetic or logical operation on data.
- ✓ **Write data:** The results of an execution may require writing data to memory or an I/O module.

OR

VIII		Fig -4
a.		Expl - 4




Figure 12.7 Data Flow, Indirect Cycle

Once the fetch cycle is over, the control unit examines the contents of the IR to determine if it contains an operand specifier using indirect addressing. If so, an *indirect cycle* is performed. The rightmost N bits of the MBR, which contain the address reference, are transferred to the MAR. Then the control unit requests a memory read, to get the desired address of the operand into the MBR.

b.




Figure 12.9 Two-Stage Instruction Pipeline

Fig-3
Expl -4

MODULE - 4

IX
a.

Fetch cycle
 t1: MAR \leftarrow (PC)
 t2: MBR \leftarrow Memory
 PC \leftarrow (PC) + I
 t3: IR \leftarrow (MBR)

4x2

where I is the instruction length.

Indirect cycle

Once an instruction is fetched, the next step is to fetch source operands. includes the following micro-operations:

t1: MAR \leftarrow (IR(Address))

t2: MBR \leftarrow Memory

t3: IR(Address) \leftarrow (MBR(Address))

The address field of the instruction is transferred to the MAR.

This is then used to fetch the address of the operand.

the address field of the IR is updated from the MBR, so that it now contains a direct rather than an indirect address.

The IR is now in the same state as if indirect addressing had not been used, and it is ready for the execute cycle.

b.




Figure 15.4 Block Diagram of the Control Unit

Figure 15.4 is a general model of the control unit, showing all of its inputs and outputs.

The inputs are

- **Clock:** This is how the control unit “keeps time.” The control unit causes one micro-operation (or a set of simultaneous micro-operations) to be performed for each clock pulse. This is sometimes referred to as the processor cycle time, or the clock cycle time.
- **Instruction register:** The opcode and addressing mode of the current instruction are used to determine which micro-operations to perform during the execute cycle.
- **Flags:** These are needed by the control unit to determine the status of the processor and the outcome of previous ALU operations. For example, for the increment-and-skip-if-zero (ISZ) instruction, the control unit will increment the PC if the zero flag is set.
- **Control signals from control bus:** The control bus portion of the system bus provides signals to the control unit.

The outputs are as follows:

Fig-3

Expl-4

	<ul style="list-style-type: none"> ➤ Control signals within the processor: These are two types: those that cause data to be moved from one register to another, and those that activate specific ALU functions. ➤ Control signals to control bus: These are also of two types: control signals to memory, and control signals to the I/O modules. 	
	OR	
X a.	<p>use of multiple processors that can execute in parallel to support a given workload is parallel processing.</p> <p>Single instruction, single data (SISD) stream: A single processor executes a single instruction stream to operate on data stored in a single memory. Uniprocessors fall into this category.</p> <ul style="list-style-type: none"> • Single instruction, multiple data (SIMD) stream: A single machine instruction controls the simultaneous execution of a number of processing elements on a lockstep basis. Each processing element has an associated data memory, so that each instruction is executed on a different set of data by the different processors. Vector and array processors fall into this category, • Multiple instruction, single data (MISD) stream: A sequence of data is transmitted to a set of processors, each of which executes a different instruction sequence. This structure is not commercially implemented. • Multiple instruction, multiple data (MIMD) stream: A set of processors simultaneously execute different instruction sequences on different data sets. SMPs, clusters, and NUMA systems fit into this category. 	1+4x1.5
b.	<pre> graph TD SL[Sequencing logic] --> CAR[Control address register] SL -- Read --> CM[Control memory] CAR --> CM CM --> CBR[Control buffer register] </pre> <p style="text-align: center;">Figure 16.3 Control Unit Microarchitecture</p> <p>The set of microinstructions is stored in the <i>control memory</i>. The <i>control address register</i> contains the address of the next microinstruction</p>	Fig-4 Expl-4

to be read.

When a microinstruction is read from the control memory, it is transferred to a *control buffer register*.

The left-hand portion of that register connects to the control lines emanating from the control unit.

Thus, *reading* a microinstruction from the control memory is the same as *executing* that microinstruction.

The third element is a sequencing unit that loads the control address register and issues a read command.