






Code 3131 (15)  
COMPUTER ARCHITECTURE

Qno.	Key	Split Score	Total Score
I.1	<p>1. focuses on the structure and behavior of the computer system</p> <p>2. refers to the logical aspects of system implementation as seen by the programmer.</p> <p>3. includes many elements such as instruction sets and formats, data types, addressing modes, number and type of registers, ...</p> <p>4. helps us to answer the question: How do I design a computer? (Any one)</p>	2	2
I.2.	Data processing, Data Storage, Data movement, Contro;	1/2 *4	2
I.3.	Fetch Instruction, Interpret Instruction, Fetch data, Process data and write data	2	2
I.4.	<p>RAID – Redundent ARRAY of Independent Disk</p> <p>CD – Compact Disk</p> <p>DVD – Digital Verstile Disk</p> <p>HD -High Desity</p>	1/2 *4	2
I.5.	Micro-Operations are the <u>atomic operations</u> of the Processor such as data transfer between registers, transfer between a register & an external bus ALU operation	2	2
Part B			
II.1	<p>Diagram 2 marks explanation 4</p>  <p style="text-align: center;">Figure 1.4 A Top Down View of a Computer</p> <p>There are four main structural components.</p> <ul style="list-style-type: none"> <li>• <b>Central processing unit (CPU):</b> Controls the operation of the computer and performs its data processing functions; often simply referred to as processor. Consists of <ul style="list-style-type: none"> <li>- <i>Control unit: Controls the operation of the CPU and hence the computer</i></li> <li>- <i>Arithmetic and logic unit (ALU): Performs the computer's data processing functions</i></li> </ul> </li> </ul>	2+4	6

	<p>-Registers: Provides storage internal to the CPU</p> <p>-CPU interconnection: Some mechanism that provides for communication among the control unit, ALU, and registers</p> <ul style="list-style-type: none"> <li>•Main memory: Stores data.</li> <li>• I/O: Moves data between the computer and its external environment.</li> <li>• System interconnection: Some mechanism that provides for communication among CPU, main memory, and I/O. A common example of system interconnection is by means of a system bus, consisting of a number of conducting wires to which all the other components attach.</li> </ul>		
<p>II 2.</p>	 <p>The diagram illustrates a system bus architecture. At the top, there are five rectangular blocks representing components: CPU, Memory, Memory, I/O, and I/O. Below these blocks, three horizontal lines represent the bus: Control Lines (top), Address Lines (middle), and Data Lines (bottom). Each component is connected to all three lines. A bracket on the right side of the lines is labeled 'Bus'.</p> <p><b>Data Bus</b>  Function of a data bus is to send data from one device to another  Data is passed in parallel or serial manner  – Parallel will normally pass in a multiple of 8-bits at a time  – Serial passes one bit at a time</p> <p><b>Address Bus</b>  CPU needs to read an instruction (data) from a given location in memory.  address bus provides address the source or destination of data.  Address Bus width determines maximum memory capacity of system</p> <p><b>Control Lines</b>  Controls the access to the data and address lines  Controls the use of the data and address lines  Typical control lines include the following:  Memory write, Memory read  I/O write, I/O read  Transfer ACK, Bus request, Bus grant, Interrupt request  Interrupt ACK, Clock, Reset</p>	<p>6</p>	<p>6</p>
<p>II 3.</p>	<p>The basic element of a semiconductor memory is the memory cell.  Although a variety of electronic technologies are used, all semiconductor memory cells share certain properties:</p> <ul style="list-style-type: none"> <li>• They exhibit two stable (or semistable) states, which can be used to represent binary 1 and 0.</li> <li>• They are capable of being written into (at least once), to set the state.</li> <li>• They are capable of being read to sense the state.</li> </ul>	<p>2+2+2</p>	<p>6</p>


	 <p style="text-align: center;">Memory Cell Operation</p> <p style="text-align: center;">(a) Write                      (b) Read</p> <p style="text-align: right;">Most commonly, the cell has three functional terminals capable of carrying an electrical signal. The select terminal, as the name suggests, selects a memory cell for a read or write operation. The control terminal indicates read or write. For writing, the other terminal provides an electrical signal that sets the state of the cell to 1 or 0. For reading, that terminal is used for output of the cell's state.</p>		
II4.	<ul style="list-style-type: none"> <li>• Improvement in the uniformity of the magnetic film surface to increase disk reliability</li> <li>• A significant reduction in overall surface defects to help reduce read-write errors</li> <li>• Ability to support lower fly heights (described subsequently)</li> <li>• Better stiffness to reduce disk dynamics</li> <li>• Greater ability to withstand shock and damage</li> </ul>	6	6
II 5.	<p>The major functions or requirements for an I/O module fall into the following categories: Control and timing, Processor communication, Device communication, Data buffering, Error detection</p>  <p>Explanation of the above</p>	2 + 2+ 2	6

<p>II 6.</p>	<p><b>Fetch Cycle</b>  t1 : MAR ← (PC)  t2 : MBR ← Memory  PC ← (PC)  t3 : IR ← (MBR)</p> <p><b>Indirect Cycle</b>  t1 : MAR ← (PC)  t2 : MBR ← Memory  t3 : IR (Address) ← (MBR(Address))</p> <p><b>Interrupt Cycle</b></p> <p>t1 : MBR ← (PC)  t2 : MAR ← Save Address  PC ← Routine_Address  t3 : Memory ← (MBR)</p> <p>Explain each. Each carry 2 ma</p>	<p>2 + 3</p>	<p>6</p>
<p>II 7.</p>	 <p>The diagram illustrates the Control Unit as a central component. It receives an instruction from the Instruction register and is controlled by Flags and a Clock. It generates control signals within the CPU and sends control signals to the Control bus. Conversely, it receives control signals from the Control bus.</p> <p>Functions of control unit</p> <p><b>Sequencing</b></p>	<p>2+4</p>	<p>6</p>

	<p>Causing the CPU to step through a series of micro-operations</p> <p><b>Execution</b></p> <p>Causing the performance of each micro-op. This is done using Control Signals Sequencing</p> <p>Causing the CPU to step through a series of micro-operations</p> <p>Control Signals</p> <p>Clock</p> <p>One micro-instruction (or set of parallel micro- instructions) per clock cycle</p> <p>Instruction register, Op-code for current instruction</p> <p>Determines which micro-instructions are performed, Flags</p> <p>State of CPU, Results of previous operations</p> <p>From control bus, Interrupts, Acknowledgements,</p>		
Part C			
III a)	<p>The Von Neumann architecture is based on three key concepts:</p> <ul style="list-style-type: none"> <li>• <i>Data and instructions are stored in a single read–write memory.</i></li> <li>• <i>The contents of this memory are addressable by location, without regard to the type of data contained there.</i></li> <li>• <i>Execution occurs in a sequential fashion (unless explicitly modified) from one instruction to the next.</i></li> </ul> <div data-bbox="411 1435 1114 1845" data-label="Diagram"> <p>The diagram illustrates the von Neumann architecture. It features a large box labeled 'Central Processing Unit' (CPU) on the left. Inside the CPU, there is a 'Program Counter' at the top left, followed by three horizontal bars representing registers, and a 'Registers' label at the bottom right. Below the CPU is the 'Arithmetic Logic Unit' (ALU), depicted as a trapezoidal shape with two upward-pointing arrows. To the right of the ALU is the 'Control Unit', a rounded rectangle. Below the ALU and Control Unit is the 'Input/Output System', a rectangular box. To the right of the CPU is a large vertical rectangle labeled 'Main Memory'. Bidirectional arrows connect the CPU to the Main Memory, the ALU to the Control Unit, and the Control Unit to the Main Memory. A bidirectional arrow also connects the Input/Output System to the ALU.</p> </div> <p><b>FIGURE 1.4 The von Neumann Architecture</b></p>	4+3	7

III b)	<p>SRAM Vs DRAM</p> <ul style="list-style-type: none"> <li>-both are volatile</li> <li>-dynamic memory cell is simpler and smaller and hence densely packed than sram</li> <li>-dram is less expensive than sram</li> <li>-refresher circuit is required for dram and not required for sram</li> <li>- dram suitable for large size memory</li> <li>- sram faster than dram</li> <li>- sram used for cache memory</li> <li>-dram is used for main memory.</li> </ul>	8	8	
IV a)	<p><b>Location</b> Internal (e.g. processor registers, main memory, cache) External (e.g. optical disks, magnetic disks, tapes)</p> <p><b>Capacity</b> Number of words Number of bytes</p> <p><b>Unit of Transfer</b> Word Block</p> <p><b>Access Method</b> Sequential Direct Random Associative</p> <p><b>Performance</b> Access time Cycle time Transfer rate</p> <p><b>Physical Type</b> Semiconductor Magnetic Optical Magneto-optical</p> <p><b>Physical Characteristics</b> Volatile/nonvolatile Erasable/nonerasable</p> <p><b>Organization</b> Memory modules</p> <p>listing 4 and explanation 4</p>	4 +4	8	
IV b)	<p><b>Cache Addresses</b> Logical Physical Write back</p>	<p><b>Write Policy</b> Write through</p>	3+4	7


	<p>Write once</p> <p><b>Cache Size</b></p> <p><b>Mapping Function</b></p> <p>Direct</p> <p>Associative</p> <p>Set Associative</p> <p><b>Replacement Algorithm</b></p> <p>Least recently used (LRU)</p> <p>First in first out (FIFO)</p> <p>Least frequently used (LFU)</p> <p>Random</p> <p>Listing 3 and explanation 4</p>	<p><b>Line Size</b></p> <p><b>Number of caches</b></p> <p>Single or two level</p> <p>Unified or split</p>		
V a)	<p><b>Head Motion</b></p> <p>Fixed head (one per track)</p> <p>Movable head (one per surface)</p> <p><b>Disk Portability</b></p> <p>Nonremovable disk</p> <p>Removable disk</p> <p>Aerodynamic gap (Winchester)</p> <p><b>Sides</b></p> <p>Single sided</p> <p>Double sided</p> <p>Listing 3 and explanation 4</p>	<p><b>Platters</b></p> <p>Single platter</p> <p>Multiple platter</p> <p><b>Head Mechanism</b></p> <p>Contact (floppy)</p> <p>Fixed gap</p>	3 + 4	7
V b)	<p><b>Magnetic read and write mechanism</b></p> <p>-Recording &amp; retrieval via conductive coil called a head-May be single read/write head or separate ones</p> <p>-During read/write, head is stationary, platter rotates</p> <p><b>Write</b></p> <p>-Current through coil produces magnetic field</p> <p>-Pulses sent to head</p> <p>-Magnetic pattern recorded on surface below</p> <p><b>Read (traditional)</b></p> <p>-Magnetic field moving relative to coil produces current</p> <p>-Coil is the same for read and write</p> <p><b>Read (contemporary)</b></p> <p>-Separate read head, close to write head</p> <p>-Partially shielded magneto resistive (MR) sensor</p> <p>-Electrical resistance depends on direction of magnetic field</p> <p>-High frequency operation</p> <p>Higher storage density and speed</p>			



VI  
a)

4+4

8



4marks diagram

- **Sync:** The sync field identifies the beginning of a block. It consists of a byte of all 0s, 10 bytes of all 1s, and a byte of all 0s.

- **Header:** The header contains the block address and the mode byte. Mode 0 specifies a blank data field;

mode 1 specifies the use of an error-correcting code and 2048 bytes of data;


mode 2 specifies 2336 bytes of user data with no error-correcting code.

- **Data:** User data.

- **Auxiliary:** Additional user data in mode 2. In mode 1, this is a 288-byte error-correcting code.

VI b)	<b>Table attached</b>	7	7
VII a)	<p>A user-visible register is one that may be referenced by means of the machine language that the processor executes. We can characterize these in the following categories:</p> <ul style="list-style-type: none"> <li>• <b>General purpose</b> <ul style="list-style-type: none"> <li>- can be assigned to a variety of function</li> <li>- usage is orthogonal to instructions</li> <li>- also there are dedicated register such as floating point or stack reg.</li> <li>- some support use of these registers in address calculation</li> </ul> </li> <li>• <b>Data</b> <ul style="list-style-type: none"> <li>- may be used only to hold data and not in the calculation of address</li> </ul> </li> <li>• <b>Address</b> <ul style="list-style-type: none"> <li>- segment pointer – holds the address of the base of the segment</li> <li>- index registers -used for indexed addressing</li> <li>- stack pointer – points to the top of the stack.</li> </ul> </li> <li>• <b>Condition codes</b> <ul style="list-style-type: none"> <li>- also called flag</li> <li>- set by the processor as the result of operation</li> </ul> </li> </ul> <p>listing 2 Explain each 6</p>	2+6	8
VII b)	<p>Instruction Cycle Fetch, Decode, operand read, Execute, Store result, Interrupt</p> <p>List 3 and explanation 4</p>	3+4	7
VIII a)	<p>A Pipelining is a series of stages, where some work is done at each stage in parallel.</p> <p>The stages are connected one to the next to form a pipe. Instructions enter at one end, progress through the stages, and exit at the other end, Pipelining is a speedup technique instructions are overlapped in execution on a processor.</p> <p>Instruction cycle has number of subcycles such as instruction fetch, decode, operand fetch, execute, store result and interrupt. Each sub cycle is considered as one stage. Therefore Instruction cycle has six stages. 3 marks</p> <p>if n instructions are executed one by one the time consumed is <math>n \times 6</math> (considering each stage consumes 1 unit of time)units. 1 mark</p> <p>pipeline explanation 5 marks diagram 5 marks time calculation 1 mark</p>	+1+5+5+1	15
IX	<p>Hardwired Implementation of control unit.</p> <p><b>Control unit inputs</b></p> <p><b>Flags and control bus</b></p> <p>-Each bit means something</p> <p><b>Instruction register</b></p> <p>-Op-code causes different control signals for each different instruction</p>	(2+5) + (2+6)	15

- Unique logic for each op-code
  - Decoder takes encoded input and produces single output
  - $n$  binary inputs and  $2^n$  outputs
- Clock**
- Repetitive sequence of pulses
  - Useful for measuring duration of micro-ops
  - Must be long enough to allow signal propagation
  - Different control signals at different times within instruction cycle
  - Need a counter with different control signals for  $t_1, t_2$  etc.




(2 marks diagram)





Disadvantages

- Complex sequencing & micro-operation logic
- Difficult to design and test
- Inflexible design
- Difficult to add new instructions

Micro program controlled



	<p>(2marks for diagram)</p> <p>In addition to the use of control signals, each micro-operation is described in symbolic notation. This notation looks suspiciously like a programming language. In fact it is a language, known as a microprogramming language.</p> <p>Each line describes a set of micro-operations occurring at one time and is known as a microinstruction. A sequence of instructions is known as a microprogram, or firmware.</p> <p>Two types of micro instruction Horizontal and vertical.</p> <p>A microinstruction is interpreted as follows:</p> <ol style="list-style-type: none"> <li>1. To execute this microinstruction, turn on all the control lines indicated by a 1 bit; leave off all control lines indicated by a 0 bit. The resulting control signals will cause one or more microoperations to be performed.</li> <li>2. If the condition indicated by the condition bits is false, execute the next microinstruction in sequence.</li> <li>3. If the condition indicated by the condition bits is true, the next microinstruction to be executed is indicated in the address field.</li> </ol> <p>The control unit functions as follows:</p> <ol style="list-style-type: none"> <li>1. To execute an instruction, the sequencing logic unit issues a READ command to the control memory.</li> <li>2. The word whose address is specified in the control address register is read into the control buffer register.</li> <li>3. The content of the control buffer register generates control signals and next address information for the sequencing logic unit.</li> <li>4. The sequencing logic unit loads a new address into the control address register based on the next-address information from the control buffer register and the ALU flags.</li> </ol> <p>All this happens during one clock pulse.</p>		
X	<p>A taxonomy first introduced by Flynn</p> <ul style="list-style-type: none"> <li>• Single instruction, single data (SISD) stream: A single processor executes a single instruction stream to operate on data stored in a single memory. Uniprocessors fall into this category.</li> <li>• Single instruction, multiple data (SIMD) stream: A single machine instruction controls the simultaneous execution of a number of processing elements on a lockstep basis. Each processing element has an associated data memory, so that each instruction is executed on a different set of data by the different processors.</li> <li>• Multiple instruction, single data (MISD) stream: A sequence of data is transmitted to a set of processors, each of which executes a different instruction sequence. This structure is not commercially implemented.</li> <li>• Multiple instruction, multiple data (MIMD) stream: A set of processors simultaneously execute different instruction sequences on different data sets. SMPs, clusters, and NUMA systems fit into this category. (7 marks)</li> </ul>	7+8	15



8marks

## Table 6.3 RAID Levels

Category	Level	Description	Disks Required	Data Availability	Large I/O Data Transfer Capacity	Small I/O Request Rate
Striping	0	Nonredundant	$N$	Lower than single disk	Very high	Very high for both read and write
Mirroring	1	Mirrored	$2N$	Higher than RAID 2, 3, 4, or 5; lower than RAID 6	Higher than single disk for read; similar to single disk for write	Up to twice that of a single disk for read; similar to single disk for write
Parallel access	2	Redundant via Hamming code	$N+m$	Much higher than single disk; comparable to RAID 3, 4, or 5	Highest of all listed alternatives	Approximately twice that of a single disk
	3	Bit-interleaved parity	$N+1$	Much higher than single disk; comparable to RAID 2, 4, or 5	Highest of all listed alternatives	Approximately twice that of a single disk
Independent access	4	Block-interleaved parity	$N+1$	Much higher than single disk; comparable to RAID 2, 3, or 5	Similar to RAID 0 for read; significantly lower than single disk for write	Similar to RAID 0 for read; significantly lower than single disk for write
	5	Block-interleaved distributed parity	$N+1$	Much higher than single disk; comparable to RAID 2, 3, or 4	Similar to RAID 0 for read; lower than single disk for write	Similar to RAID 0 for read; generally lower than single disk for write
	6	Block-interleaved dual distributed parity	$N+2$	Highest of all listed alternatives	Similar to RAID 0 for read; lower than RAID 5 for write	Similar to RAID 0 for read; significantly lower than RAID 5 for write

$N$  = number of data disks;  $m$  proportional to  $\log N$

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.