

## Scheme of Evaluation

### Scoring Indicators

Code: 3133

Digital Computer Principles

Version: A

Qn: No	Scoring Indicators	Split score	Sub total	Total score
I 1	The number of unique symbols used in that system	2	2	2
I 2	$2^n$	2	2	2
I 3	Serial in serial out, Serial in Parallel out, Parallel in Serial out, Parallel in parallel out	$\frac{1}{2} * 4$	2	2
I 4	Smallest change that can occur in an analog output as a result of a change in the digital input.	2	2	2
I 5	5	2	2	2
II 1	A BCD code is one ,in which the digits of a decimal number are encoded – one at a time –into groups of four binary digits. These codes combine the features of decimal and binary numbers.  BCD equivalent of 653 is : 0110 0101 0011 XS-3 code is : 1001 1000 0110	Defn- 2 BCD- 2 XS-3- 2	2+2+ 2	6
II 2	Proof: LHS = $AB + A'C + BC$ $AB + A'C + BC (A+A')$ $AB + A'C + BCA + BCA'$ $AB (1+C) + A'C (1 +B)$ $AB (1) + A'C (1)$ $AB + A'C$ =RHS	6 marks	6	6
II 3	Minterm: Each one of the product terms in canonical SOP form is called minterm. $A'+B' = A'(B+B') + B'(A+A')$ $= A'B + A'B' + B'A + B'A'$ $= A'B + A'B' + AB' + A'B'$ $= A'B + A'B' + AB'$ $= 01+00+10$ $= m1+m0+m2$ $= \sum m(0,1,2)$	Defn : 2marks  expansion 4 marks	2+4	6
II 4	$A_2 = D_4 + D_5 + D_6 + D_7$  $A_1 = D_2 + D_3 + D_6 + D_7$  $A_0 = D_1 + D_3 + D_5 + D_7$	Truth table 3marks  Logical expn: 3 marks	3+3	6

## Scheme of Evaluation

### Scoring Indicators

Code: 3133

Digital Computer Principles

Version: A

Octal to binary encoder				
Octal input		Binary output		
		A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
D <sub>0</sub>	0	0	0	0
D <sub>1</sub>	1	0	0	1
D <sub>2</sub>	2	0	1	0
D <sub>3</sub>	3	0	1	1
D <sub>4</sub>	4	1	0	0
D <sub>5</sub>	5	1	0	1
D <sub>6</sub>	6	1	1	0
D <sub>7</sub>	7	1	1	1


II 5

#### J-K Flip Flop to T Flip Flop


Conversion Table

T Input	Outputs		J-K Inputs	
	Q <sub>p</sub>	Q <sub>p+1</sub>	J	K
0	0	0	0	X
0	1	1	X	0
1	0	1	1	X
1	1	0	X	1

K-maps



Logic Diagram




[www.CircuitsToday.com](http://www.CircuitsToday.com)

6

6

6

II 6



Circuit design: 4 marks

Truth table : 2 marks

4+2

6

**Scheme of Evaluation**

**Scoring Indicators**

**Code: 3133**

**Digital Computer Principles**

**Version: A**

	$Q_0$	$Q_1$	$Q_2$	$Q_3$																																											
	1	0	0	0																																											
	0	1	0	0																																											
	0	0	1	0																																											
	0	0	0	1																																											
II 7	<p align="center"><b>BASIS FOR COMPARISON</b></p> <table border="0" style="width:100%; border-collapse: collapse;"> <tr> <td></td> <td align="center" colspan="2"><b>PLA</b></td> <td align="center" colspan="2"><b>PAL</b></td> </tr> <tr> <td>Stands for</td> <td colspan="2">Programmable Logic Array</td> <td colspan="2">Programmable Array Logic</td> </tr> <tr> <td>Construction</td> <td colspan="2">Programmable array of AND and OR gates.</td> <td colspan="2">Programmable array of AND gates and fixed array of OR gates.</td> </tr> <tr> <td>Availability</td> <td colspan="2">Less prolific</td> <td colspan="2">More readily available</td> </tr> <tr> <td>Flexibility</td> <td colspan="2">Provides more programming flexibility.</td> <td colspan="2">Offers less flexibility, but more likely used.</td> </tr> <tr> <td>Cost</td> <td colspan="2">Expensive</td> <td colspan="2">Intermediate cost</td> </tr> <tr> <td>Number of functions</td> <td colspan="2">Large number of functions can be implemented.</td> <td colspan="2">Provides the limited number of functions.</td> </tr> <tr> <td>Speed</td> <td colspan="2">Slow</td> <td colspan="2">High</td> </tr> </table>					<b>PLA</b>		<b>PAL</b>		Stands for	Programmable Logic Array		Programmable Array Logic		Construction	Programmable array of AND and OR gates.		Programmable array of AND gates and fixed array of OR gates.		Availability	Less prolific		More readily available		Flexibility	Provides more programming flexibility.		Offers less flexibility, but more likely used.		Cost	Expensive		Intermediate cost		Number of functions	Large number of functions can be implemented.		Provides the limited number of functions.		Speed	Slow		High				
	<b>PLA</b>		<b>PAL</b>																																												
Stands for	Programmable Logic Array		Programmable Array Logic																																												
Construction	Programmable array of AND and OR gates.		Programmable array of AND gates and fixed array of OR gates.																																												
Availability	Less prolific		More readily available																																												
Flexibility	Provides more programming flexibility.		Offers less flexibility, but more likely used.																																												
Cost	Expensive		Intermediate cost																																												
Number of functions	Large number of functions can be implemented.		Provides the limited number of functions.																																												
Speed	Slow		High																																												
					Any 3 points 3x 2marks	3*2	6																																								



**Scheme of Evaluation**

**Scoring Indicators**

**Code: 3133**

**Digital Computer Principles**

**Version: A**

III a	Decimal : 1271.65625 Octal : 2367.52 Binary : 10011110111,10101	3x 3marks	9	
III b	<ol style="list-style-type: none"> <li>1. Record the MSB of the binary as the MSB of the Gray code</li> <li>2. Add the MSB of the binary to the next bit in binary, recording the sum and ignoring the carry, if any. This sum is the next bit of the gray code</li> <li>3. Add the 2<sup>nd</sup> bit of the binary to the third bit of the binary, the third bit to the fourth bit, and so on.</li> <li>4. Record the successive sums as the successive bits of the gray code until all the bits of the binary number are exhausted.</li> </ol> <p>Binary code : <math>b_3 \oplus b_2 \oplus b_1 \oplus b_0</math></p> <p>Gray code : <math>g_3 \quad g_2 \quad g_1 \quad g_0</math>  <math>(b_3) \quad (b_3 \oplus b_2) \quad (b_2 \oplus b_1) \quad (b_1 \oplus b_0)</math></p>	Procedure: 4marks, example : 2marks	6	15
IVa	<p><b>OR gate from NAND gates</b></p>  <p><b>OR GATE USING NOR GATE</b></p> 	2x 4 marks	8	15
IV b	Hexadecimal : 79.D Octal : 171.64	2x3 ½ marks	7	



## Scheme of Evaluation

### Scoring Indicators

Code: 3133

Digital Computer Principles

Version: A

V a	<p>K map is a chart or a graph composed of an arrangement of adjacent cells, each representing a particular combination of variables in a sum or product term.</p> <p>Minimised form : <math>A'B'C + BD + AB + AD</math></p>	<p>Defn :2 marks Minimization 6 marks</p>	8																									
V b	<div style="text-align: center;">  </div> <table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="2">INPUTS</th> <th colspan="2">OUTPUTS</th> </tr> <tr> <th>A</th> <th>B</th> <th>SUM</th> <th>CARRY</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>1</td> </tr> </tbody> </table>	INPUTS		OUTPUTS		A	B	SUM	CARRY	0	0	0	0	0	1	1	0	1	0	1	0	1	1	0	1	<p>Logic circuit 3 marks, Truth table 2marks, Explanation:2marks</p>	7	15
INPUTS		OUTPUTS																										
A	B	SUM	CARRY																									
0	0	0	0																									
0	1	1	0																									
1	0	1	0																									
1	1	0	1																									
VI a	<div style="text-align: center;">  </div>	<p>Diagram : 5 marks Explanation 3 marks</p>	8	15																								

Scheme of Evaluation


Scoring Indicators

Code: 3133

Digital Computer Principles


Version: A

VI  
b



S	Y
0	I <sub>0</sub>
1	I <sub>1</sub>

(b)



Circuit diagram:4 marks,  
explanation :3 marks

7

Scheme of Evaluation


Scoring Indicators

Code: 3133


Digital Computer Principles

Version: A

VII  
a



(a) Logic diagram with NAND gates



(b) Graphical symbol

Q	D	Q(t+1)
0	0	0
0	1	1
1	0	0
1	1	1

(c) Transition table

Clocked D flip-flop

Logic ckt :3marks,  
T ruth table :3 marks,  
explanatio n : 2 marks

8

15

Flip flop is the basic memory element. It can store a 0 or 1.

VII  
b




Diagram : 4 marks,  
explanatio n : 3marks

7

VIII  
a

Counter is a set of flipflops whose states change in response to pulses applied at the input to the counter.

Defn. 2 marks

8





## Scheme of Evaluation

### Scoring Indicators

Code: 3133

Digital Computer Principles

Version: A

	 <p style="text-align: center;">Figure 10.1-3</p>			
IX b	<p><b>Accuracy:</b> Absolute accuracy is the maximum deviation between the actual converter output and the ideal converter output. Whereas, the actual converter output deviates due to the drift in component values, mismatches, aging, noise and other sources of errors.</p> <p><b>Monotonicity:</b> A Digital to Analog converter is said to be monotonic if the analog output increases for an increase in the digital input. A monotonic characteristics is essential in control applications.</p> <p><b>Settling time:</b> It is one of the important dynamic parameter. It represents the time it takes for the output to settle within a specified band <math>\pm (1/2)</math> LSB of its final value following a code change at the input (Usually a full-scale change). It depends on the switching time of the logic circuitry due to internal parasitic capacitances and inductances.</p>	2+2+3	7	15
X a	<p>an analog-to-digital converter (ADC, A/D, or A-to-D) is a system that converts an analog signal, such as a sound picked up by a microphone or light entering a digital camera, into a digital signal</p> <div style="text-align: center;">  </div> <p><b>Sampling and Holding :</b> In the process of Sample and hold (S/H), the continuous signal will gets sampled and freeze (hold) the value at a steady level for a particular least period of time. It is done to remove</p>	8	8	15

**Scheme of Evaluation**

**Scoring Indicators**

**Code: 3133**

**Digital Computer Principles**

**Version: A**

	<p><i>variations in input signal which can alter the conversion process and thereby increases the accuracy. The minimum sampling rate has to be two times the maximum data frequency of the input signal</i></p> <p><b>Quantizing:</b> It is the process in which the reference signal is partitioned into several discrete quanta and then the input signal is matched with the correct quantum.</p> <p><b>Encoding:</b> Here; for each quantum, a unique digital code will be assigned and after that the input signal is allocated with this digital code.</p>					
X b	<p><b>ROM - Read-Only Memory</b>, is used to store “permanent” copies of data. ROM retains its contents even when the <u>computer</u> is turned off. ROM is referred to as being <i>nonvolatile</i></p> <table border="0"> <tr> <td data-bbox="225 884 550 1339"> <ul style="list-style-type: none"> <li>• <b>PROM:</b></li> <li>– Programmable ROM</li> <li>– User can store programs only once.</li> <li>– User can make micro code program can be made that are needed mostly.</li> <li>– The process of making program in PROM is called ‘Burning’.</li> <li>– Example: CD-R</li> </ul> </td> <td data-bbox="550 884 831 1339"> <ul style="list-style-type: none"> <li>• <b>EPROM:</b></li> <li>– Erasable PROM</li> <li>– Information can be removed by ultra violet rays.</li> <li>– Information can be re-write after removing previous information.</li> <li>– It is cheaper than PROM because it is re-useable.</li> <li>– Example: CD(RW)</li> </ul> </td> </tr> </table>	<ul style="list-style-type: none"> <li>• <b>PROM:</b></li> <li>– Programmable ROM</li> <li>– User can store programs only once.</li> <li>– User can make micro code program can be made that are needed mostly.</li> <li>– The process of making program in PROM is called ‘Burning’.</li> <li>– Example: CD-R</li> </ul>	<ul style="list-style-type: none"> <li>• <b>EPROM:</b></li> <li>– Erasable PROM</li> <li>– Information can be removed by ultra violet rays.</li> <li>– Information can be re-write after removing previous information.</li> <li>– It is cheaper than PROM because it is re-useable.</li> <li>– Example: CD(RW)</li> </ul>	Defn : 3 marks, comparison : 4 marks(any 3 points)	7	
<ul style="list-style-type: none"> <li>• <b>PROM:</b></li> <li>– Programmable ROM</li> <li>– User can store programs only once.</li> <li>– User can make micro code program can be made that are needed mostly.</li> <li>– The process of making program in PROM is called ‘Burning’.</li> <li>– Example: CD-R</li> </ul>	<ul style="list-style-type: none"> <li>• <b>EPROM:</b></li> <li>– Erasable PROM</li> <li>– Information can be removed by ultra violet rays.</li> <li>– Information can be re-write after removing previous information.</li> <li>– It is cheaper than PROM because it is re-useable.</li> <li>– Example: CD(RW)</li> </ul>					