




**Course Title : DIGITAL COMPUTER PRINCIPLES**

Qst. No.	Scoring Indicator	Split up score	Sub Total	Total																														
<b>PART A</b>																																		
I(i)	NAND, NOR	2x1	2	10																														
I(ii)	Combinational Logic Circuits are memoryless digital logic circuits whose output at any instant in time depends only on the combination of its inputs.	2x1	2																															
I(iii)	 <p style="text-align: center;"><math>Y = I_0S_0 + I_1S_0</math></p> <p style="text-align: center;">CIRCUIT DIAGRAM OF 2X1 MUX USING GATES</p>	2	2																															
I(iv)	<ol style="list-style-type: none"> <li>1. Counters</li> <li>2. frequency divider</li> <li>3. shift and storage registers</li> <li>4. monostable multivibrator</li> <li>5. timing signal generation</li> <li>6. data transfer</li> </ol> <p>(any two)</p>	2x1	2																															
I(v)	<ol style="list-style-type: none"> <li>1. Weighted Resistor DAC</li> <li>2. R-2R Ladder DAC</li> </ol>	2x1	2																															
<b>PART B</b>																																		
II(i)	<div style="display: flex; justify-content: space-around;"> <div style="text-align: center;">  <p>NAND</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </tbody> </table> </div> <div style="text-align: center;">  <p>NOR</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </tbody> </table> </div> </div> <p>Logic symbols - 1.5 marks each Truth tables - 1.5 marks each</p>	A	B	Q	0	0	1	0	1	1	1	0	1	1	1	0	A	B	Q	0	0	1	0	1	0	1	0	0	1	1	0	2x1.5=3 2x1.5=3	6	42
A	B	Q																																
0	0	1																																
0	1	1																																
1	0	1																																
1	1	0																																
A	B	Q																																
0	0	1																																
0	1	0																																
1	0	0																																
1	1	0																																

A **minterm** is a product (AND) of all variables in the function, in direct or complemented form.

A **maxterm** is a sum (OR) of all the variables in the function, in direct or complemented form.

a	b	c	f
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

II(ii)

In minterms we can indicate that

$$F = m_0 + m_4 + m_7 = a'b'c' + ab'c' + abc$$

Or we can use maxterms as


$$F = M_1 \cdot M_2 \cdot M_3 \cdot M_5 \cdot M_6 = (a+b+c')(a+b'+c)(a+b'+c')(a'+b+c)$$

1.5 marks each for definition  
1.5 marks each for examples

2x1.5=3  
2x1.5=3

6

A	B	C <sub>in</sub>	Sum	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



II(iii)

For Carry (C<sub>out</sub>)

BC <sub>in</sub>	00	01	11	10
0	0	0	1	0
1	0	1	1	1

$$C_{out} = AB + AC_{in} + BC_{in}$$

For Sum

BC <sub>in</sub>	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$Sum = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in}$$

1 Mark for truth table  
2 Marks for Karnaugh map  
1 Marks for simplification and reduced form  
2 mark for diagram

1+2+1+  
2=6

6

II(iv)

	C'D'	C'D	CD	CD'
A'B'	1	1	1	0
A'B	0	1	0	1
AB	1	1	1	0
AB'	0	1	1	0

	A	B	C	D	F
0	0	0	0	0	1
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	1
4	0	1	0	0	1
5	0	1	0	1	0
6	0	1	1	0	1
7	0	1	1	1	1
8	1	0	0	0	0
9	1	0	0	1	1
10	1	0	1	0	0
11	1	0	1	1	0
12	1	1	0	0	1
13	1	1	0	1	0
14	1	1	1	0	1
15	1	1	1	1	1


$$F = C'D + AD + A'B'C' + A'B'D + ABC' + A'BCD'$$

2 mark for truth table formation  
 2 marks for Kmap formation  
 2 mark for simplification

2+2+2=  
6

6

II(v)



2 Marks each for diagram  
 1 mark each for explanation

2x2=4  
 1x2=2

6


II(vi)

- In synchronous counter, all flip flops are triggered with same clock simultaneously. In asynchronous counter, different flip flops are triggered with different clock, not simultaneously.
  - Synchronous Counter is faster than asynchronous counter in operation. Asynchronous Counter is slower than synchronous counter in operation.
  - Synchronous Counter does not produce any decoding errors. Asynchronous Counter produces decoding error.
  - Synchronous Counter is also called Serial Counter. Asynchronous Counter is also called Parallel Counter.
  - Synchronous Counter designing as well implementation are complex due to increasing the number of states. Asynchronous Counter designing as well as implementation is very easy.
  - Synchronous Counter will operate in any desired count sequence. Asynchronous Counter will operate only in fixed count sequence (UP/DOWN).
- 1.5 Marks each (Any 4 points)

4x1.5=6

6

II(vii)



A counter type ADC produces a digital output, which is approximately equal to the analog input by using counter operation internally.

2 marks for diagram., 4 marks for explanation


2+4=6

6


**PART C**

Universal property  
 a NAND gate with both of its inputs driven by the same signal is equivalent to a NOT gate  
 A NAND gate whose output is complemented is equivalent to an AND gate,  
 and a NAND gate with complemented inputs acts as an OR gate.

III(a)



AND using NAND



OR using NAND

3+  
2x3=9

9

15

3 marks for Universal property  
 3 Marks each for implementation

III(b)

$(1010)_b = (1111)_g$

$(1010)_g = (1100)_b$

2x3=6

6


3 marks each

IV(a)

**XOR**

X	Y	$X \oplus Y$
0	0	0
0	1	1
1	0	1
1	1	0


**XOR Symbol**



**XNOR**

X	Y	$\overline{X \oplus Y}$
0	0	1
0	1	0
1	0	0
1	1	1

**XNOR Symbol**



2+2+2x  
1.5=7

7

2 marks for symbol  
 2 marks for truth table  
 1.5 marks each for explanation

15

IV(b)

$(632)_8 = (19A)_H$

$(E0B3)_H = (57523)_D$

$(32.46)_{10} = (1000000.0111010111)_2$

$(83)_O = (123)_8$

2 marks each

4x2=8

8


V(a)

	Criteria	Decoder	Multiplexer
1	Basic	These are Logic circuit which decodes an encrypted input stream from one to another format.	It is a Combination circuit which routes a single input signal to one of several output signals.
2	Input/output	n number of input lines and 2n number of output lines.	n number of select lines and 2n number of output lines.
3	Inverse of	Encoder.	Multiplexer.
4	Application	In Detection of bits, data encoding.	In Distribution of the data, switching.
5	Use	It is used for changing the format of the instruction in the machine specific language.	It is used as a routing device to route the data coming from one signal into multiple signals.
6	Select Lines	Not contains.	Contains.
7	Implementation	Majorly implemented in the networking application.	Employed in data-intensive applications where data need to be changed into another form.

4+4=8


8

15



Decoder


# 4 Channel Demultiplexer using Logic Gates



demux


1 marks for each points (any four)(4x1=4)  
1 marks each for example (4x1=4)

	A	B	C	D	F
0	A'	B'	C'	D'	0
1	A'	B'	C'	D	1
2	A'	B'	C	D'	1
3	A'	B'	C	D	1
4	A'	B	C'	D'	0
5	A'	B	C'	D	1
6	A'	B	C	D'	0
7	A'	B	C	D	1
8	A	B'	C'	D'	0
9	A	B'	C'	D	1
10	A	B'	C	D'	1
11	A	B'	C	D	1
12	A	B	C'	D'	0
13	A	B	C'	D	1
14	A	B	C	D'	0
15	A	B	C	D	1



V(b)


$$F = D + B'C$$



1+2+2+  
2=7

7

1 mark for truth table  
2 marks for K map  
2 marks for simplified expression  
2 marks for circuit diagram



VI(a)


a binary decoder is a combinational logic circuit that converts binary information from the n coded inputs to a maximum of  $2^n$  unique outputs.

Decoding is necessary in applications such as data multiplexing, 7 segment display and memory address decoding. The example decoder circuit would be an AND gate because the output of an AND gate is "High" (1) only when all its inputs are "High."

$$2+2+3=7$$

7

2 marks for definition  
2 marks for explanation  
3 marks for diagram



$$G_3 = B_3$$

$$G_2 = B_3 \oplus B_2$$

$$G_1 = B_2 \oplus B_1$$

$$G_0 = B_1 \oplus B_0$$





Binary code	Gray code
0000	0000
0001	0001
0010	0011
0011	0010
0100	0110
0101	0111
0110	0101
0111	0100
1000	1100
1001	1101
1010	1111
1011	1110
1100	1010
1101	1011
1110	1001
1111	1000

VI(b)

$$2+2+2+2=8$$



8

15




2 marks for truth table  
 2 marks for Karnaugh map  
 2 marks for reduced equation  
 2 marks for diagram

Clk	J	K	Q	Q'	State
1	0	0	Q	Q'	No change in state
1	0	1	0	1	Resets Q to 0
1	1	0	1	0	Sets Q to 1
1	1	1	-	-	Toggles



2 Marks for truth table  
 2 marks for diagram (any one of the above)  
 4 marks for explanation



2+3+3=8


15

2+1+4=7

State	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

The output of first T flip-flop is applied as clock signal for second T flip-flop. So, the output of second T flip-flop toggles for every negative edge of output of first T flip-flop. Similarly, the output of third T flip-flop toggles for every negative edge of output of second T flip-flop, since the output of second T flip-flop acts as the clock signal for third T flip-flop.

2 mark for diagram  
1 mark for truth table  
4 mark for explanation




VIII(a)

Counters with ten states in their sequence are called mod 10 ripple counter or decade counter. To obtain a truncated sequence, it is necessary to force the counter to recycle before going through all of its normal states. Hence the decade counter must recycle back to the 0000 state after 1001 state. Note that the method of achieving the recycling after the count 1001 is to decode the count 1010 with a NAND gate and connecting the output of the NAND gate to the  $\overline{CLR}$  inputs of the flip flops.

2 mark for diagram  
6 mark for explanation

2+6=8

8



VIII(b)

Serial In Serial Out (SISO) shift registers are a kind of shift registers where both data loading as well as data retrieval to/from the shift register occurs in serial-mode.

2 marks for diagram  
5 mark for explanation

2+5=7

7

15

- 1 **Resolution** - This is the number of bits that the DAC has.
- 2 **Settling Time** - The time required for the output of the DAC to settle to within  $(1/2)$  LSB of the final value for a given digital input.
- 3 **Accuracy** - indicates how close the measured value is to the true value.
- 4 **Monotonicity** - The output value increases as the binary inputs are incremented from 1 value to the next.
- 5 **Offset Voltage** - or offset error is the analog output response to an input code of all zeros.

IX(a)


2 marks for each point(any four)

4x2=8

8

A **weighted resistor DAC** produces an analog output, which is almost equal to the digital (binary) input by using binary weighted resistors in the inverting adder circuit. In short, a binary weighted resistor DAC is called as weighted resistor DAC.

### Binary Weighted Resistor



15

IX(b)

The digital switches shown in the above figure will be connected to ground, when the corresponding input bits are equal to '0'. Similarly, the digital switches shown in the above figure will be connected to the negative reference voltage,  $-V_R$  when the corresponding input bits are equal to '1'.

2+5=7

7

In the above circuit, the non-inverting input terminal of an op-amp is connected to ground. That means zero volts is applied at the non-inverting input terminal of op-amp.

According to the virtual short concept, the voltage at the inverting input terminal of opamp is same as that of the voltage present at its non-inverting input terminal. So, the voltage at the inverting input terminal's node will be zero volts.

We can write the generalized output voltage equation of an N-bit binary weighted resistor DAC as shown below based on the output voltage equation of a 3-bit binary weighted resistor DAC.

$$\Rightarrow V_0 = \frac{V_R}{2} \left\{ \frac{b_{N-1}}{2^0} + \frac{b_{N-2}}{2^1} + \dots + \frac{b_0}{2^{N-1}} \right\}$$

2 Marks for diagram

An **analog signal** is any continuously varying signals. Analog signals are real world signals(eg: audio signal, temperature, pressure, velocity etc..)

a **digital signal** is a discrete-time signal for which not only the time but also the amplitude has discrete values. processing is much easier and cheaper in the digital systems.

**Need for ADC**

1. To sample and digitally analyze signals for computation purposes
2. To digitize speed of video signals for filtering by digital circuits
3. To feed the digital signals to computers etc.

**Need for DAC**

1. To display the digital output of a digital system in analog form
2. To reconstruct the analog signal
3. To synthesize the speed, video signals etc.

**1 mark each for analog and digital signal definition( 2x1=2)**

**1.5 marks for each point (any two from each category) 4x1.5=6**

X(a)

2+6=8

8

X(b)

Parameter	RAM	ROM
Volatility	RAM is volatile in nature as it automatically erased when computer shutdowns	ROM is non-volatile since it is never erased when there is any shutdown or restart of computer.
Accessibility	RAM can be directly accessed by the processor	ROM can't be directly accessed by the processor since it is transferred into RAM where it is executed by the processor.
Storage	RAM is used to store the temporary information for limited time.	ROM is used to store permanent information which can't be deleted.
Hardware structure	RAM is in form of chip while	ROM is generally optical drivers made of magnetic tapes
Cost	Costlier than ROM	Cheaper than RAM
Size	Chip Size is larger than ROM	Chip Size is smaller than RAM
Writing speed	Writing data to a RAM chip is a faster process	Writing data to a ROM chip is a slow process
Storage Limit	A RAM chip can store multiple gigabytes (GB) of data , up to 16 GB or more per chip	A ROM chip typically stores only several megabytes (MB) of data, up to 4 MB or more per chip
Examples	Static and dynamic RAM	PROM, EPROM and EEPROM are types of ROM.

5x1.5=7

7

**1.5 marks for each point (any 5)**

15

