

(1)

LINEAR INTEGRATED CIRCUITS

PART A

TED(15)4042

I (1) The small input voltage required at the input terminals of an OPAMP to make output zero is called input offset voltage.


- (2)
- (i) provides gain and frequency adjustment flexibility.
  - (ii) It does not cause loading of the source or load.
  - (iii) size and weight is reduced.
  - (iv) design procedure is simple.
  - (v) response is very much improved
- (Any two)

(3) The total time taken by the PLL to establish lock is called pull-in time.

- (4)
- (i) frequency divider
  - (ii) pulse generator
  - (iii) linear sawtooth generator
  - (iv) square wave generator
  - (v) Temperature Controller
  - (vi) pulse detector
- (Any two)

- (5)
- |                |      |
|----------------|------|
| fixed positive | 78xx |
| fixed Negative | 79xx |

Q (1)



- Two identical bipolar junction transistors  $Q_1$  and  $Q_2$  with emitters are coupled together. The collectors of transistors are connected through resistor  $R_C$  to  $+V_{CC}$ .

- It can be arranged in the following configuration  
Dual input balanced output  
Dual input unbalanced output  
Single input balanced output  
Single input unbalanced output

(3)


$$V_{out} = A(V_1 - V_2)$$

$V_1$  and  $V_2$  are two inputs and  $V_{out}$  is the voltage between two collectors.

- (2) (1) Infinite voltage gain
- (2) Infinite input impedance
- (3) Zero output impedance
- (4) Zero offset voltage
- (5) Infinite Bandwidth
- (6) Infinite CMRR
- (7) Infinite slew rate
- (8) Zero offset current
- (9) Zero input noise

(any six)

(3)





(1 Mark)

The circuit follows the voltage peaks of a signal and stores the highest value of capacitor voltage. If a higher peak signal comes along, this new value gets stored in capacitor. The highest value is stored until the capacitor is discharged.

Assume the capacitor is initially charged up to  $V_c$ . When  $V_{in}$  exceeds  $V_c$  the diode gets forward biased and circuit behaves as a voltage follower circuit. The op voltage  $V_o$  follows  $V_i$  as long as  $V_i$  exceeds  $V_c$ . When  $V_i$  drops below  $V_c$ , the diode becomes reverse biased and the capacitor holds the charge till input voltage again attains a value greater than  $V_c$ .

(2 Marks)

(A)




(1 Mark)

Diode is connected in feed back path of opamp and is driven by opamp output. During +ve half cycle of input voltage  $V_i$ , due to high open loop gain of opamp, it produces high output voltage and diode  $D_1$  forward biased. During -ve half cycle of input voltage  $V_i$ , diode  $D_1$  reverse biased.  $D_1$  acts as an open circuit and  $V_o$  is zero.

(2 marks)

(5)




(4)

The functional block diagram of IC 555 is shown in the figure. Three equal resistors 5K each serves as internal voltage divider. Two comparators  $C_1$  and  $C_2$ . Comparator changes its state when one of its inputs exceeds the reference voltage. The reference voltage for  $C_1$  is  $2/3 V_{cc}$  and that of  $C_2$  is  $1/3 V_{cc}$ . The o/p is fed to an RS flipflop. The flipflop changes its state according to the i/p values. The o/p of flipflop is used to drive the discharge transistor.

(2)

(5)

(6)




(4 marks)

The figure shows the functional block diagram of 3-terminal IC voltage regulator. A part of  $o/p$  voltage is taken through a potential divider formed by  $R_1$  and  $R_2$ . This voltage is compared with internally generated reference voltage. Generated control signal is applied to the series pass ~~pass~~ transistor through a protective circuit. It senses current as required for maintaining the  $o/p$  voltage constant.

(2 marks)

(7)




4 marks

$V_{ref}$  is connected through resistor  $R_1$  to the non-inverting terminal and the output is fed back to the inverting terminal of error amplifier through  $R_3$ . When the o/p voltage becomes low, the voltage at the inverting terminal of error amplifier also goes down. o/p of error amplifier goes more positive driving  $Q_1$  in to more conduction. This reduces the voltage across  $Q_1$  and drives more current to load thereby increasing the voltage across the load.

(2)

PART C  
UNIT I



I/P Stage

Dual i/p balanced output diff. amp. amplifies difference between two input signals. This stage provides most of the voltage gain for the amp and provides high i/p resistance. (5 marks)

Intermediate Stage

Dual input unbalanced o/p differential amp. provides additional gain.


Level shifting Stage

Because of direct coupling, dc level increases well above ground potential. This may cause saturation of transistor and distortion due to clipping. This stage brings down dc level back to ground potential. Usually this stage is an emitter follower.

O/p Stage

PP Complementary Symmetry amp. Increases o/p voltage swing and current supplying capability of amp. (5 marks)

(b)



(3)

The configuration of OPAMP as voltage follower is shown in figure. o/p is fed back to the i/p by directly connecting the inverting i/p terminal to o/p. i/p is directly applied to NINV terminal.


$$V_{out} = V_{in}$$

The o/p follows input and hence the name voltage follower. The ckt provides low o/p impedance and high i/p impedance and can be used as a buffer amplifier.

(2)

OR.

IV (A)



(3)

figure shows opamp as inverting amplifier. o/p is fed back to the input through a resistor  $R_f$ . Input is applied to the inverting terminal through input resistor  $R_i$  and the non-inverting terminal is grounded.

(2)

$$i_1 = \frac{V_i - V_i}{R_i}$$

$$i_f = \frac{V_i - V_o}{R_f}$$

Since input impedance is very high.

$$i_i = i_f$$

$$\text{ie } \frac{V_i - V_1}{R_i} = \frac{V_1 - V_o}{R_f}$$

Since  $V_1$  is virtually grounded.

$$V_1 = V_2 = 0$$



$$\text{ie } \frac{V_i}{R_i} = -\frac{V_o}{R_f}$$

$$\text{ie } V_o = -\left(\frac{R_f}{R_i}\right) V_i ; V_o \propto -V_i$$

Where  $\frac{R_f}{R_i}$  is the gain of the amplifier

(3)


(b)



(5)

Explanation

(2)




(5)

OPAMP can be used as subtractor is shown in fig. The inputs are applied to two inputs.  
 $R_1 = R_2 = R_3 = R_f$   $\therefore$  gain is unity


$$V_o = -\left(\frac{R_f}{R_1}\right)(V_2 - V_1)$$

$$= V_2 - V_1 \quad (3)$$

(b)





(A)




(3)

$\overline{V_i}$  (A)



Exptn (2)



$$V_A = V_B = 0$$

$$i_1 = C_1 \frac{d}{dt} (V_i - V_A)$$

$$= C_1 \frac{dV_i}{dt}$$

$$i_f = \frac{V_A - V_o}{R_f} = -\frac{V_o}{R_f}$$


$$i_1 = i_f$$

$$-\frac{V_o}{R_f} = C_1 \frac{d}{dt} V_i$$

$$V_o = -R_f C_1 \frac{d}{dt} V_i$$

(A)

VIII (a)




(A)

Explanation

(4)

$4+4=8$

(b)




(A)

Explanation




(3)

VIII (5)




(6 marks)

Explanation (4 marks)



(13)

(b)




It consists of a photo emissive device such as LED and a photo detector like photo transistor, photo diode etc. Current through LED produces light and is incident on photo transistor. Due to this a reverse current is set up. Thus the opto coupler couples two circuits but provides excellent isolation.

(2)

OR

Q(a)




(5 marks)

Explanation (3 marks) 5+3

Used in computers, telephone exchanges, television receivers. The unregulated input voltage is rectified and filtered. This unregulated voltage is then chopped at a high frequency. The resultant high frequency pulse is applied

to the primary of a transformer and then step down to required level. through secondary winding. The sp of transformer is again rectified and filtered to get the required dc voltage.

(b)



(A)

Explanation (3)

4 + 3