

SCHEME OF VALUATION
(Scoring Indicators)


Revision: 2015
Course Title LINEAR INTEGRATED CIRCUITS

Course Code: 4042

Qst No	Scoring Indicator	Split Up score	Total
I.	<p>1. Flat package, Dual-in-line package, Metal can or Transistor package</p> <p>2. High input impedance, High common mode rejection, Differential input, single ended output; High gain etc.</p> <p>3. The total time taken by PLL to establish lock</p> <p>$T = 2RC \log \frac{1+\beta}{1-\beta}$ where β is the feedback factor</p> <p>4. $T = 0.69 (R_A + 2R_B) C$</p> <p>5. Change in output voltage for a change in load current</p>		
II.	<p>1. Infinite input impedance Zero output impedance Infinite voltage gain Infinite bandwidth Zero offset and drift Infinite common mode rejection Infinite slew rate</p>	6	

SCHEME OF VALUATION
(Scoring Indicators)

Revision: Course Title	Course Code:
---------------------------	--------------

Qst No	Scoring Indicator	Split Up score	Total
2	<p>The inverting input terminal of an operational amplifier is referred to as virtual ground.</p> <p>The input terminal of voltage of an inverting amplifier with non-inverting input connected to ground, is always zero, because of an apparent short circuit between the two, even though no current flows between them.</p>	6	
3.	<p>Applying KCL at node A</p> $\frac{V_1 - V_i}{R_1} + \frac{V_2 - V_i}{R_2} = \frac{V_i - V_o}{R_f}$ <p>$V_i = 0$ at $i = 0$</p> $\Rightarrow V_o = - \left[\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 \right]$ <p>If $R_1 = R_2 = R$, $V_o = - (V_1 + V_2)$</p>	6	
4.			

SCHEME OF VALUATION

(Scoring Indicators)


Revision:	Course Code:
Course Title	

Qst No	Scoring Indicator	Split Up score	Total
--------	-------------------	----------------	-------

When V_i exceeds V_c , D is forward biased and the circuit acts as voltage follower. When V_i drops below V_c D becomes reverse biased the C holds the charge till input voltage again attains a value greater than V_c . The capacitor voltage can be made zero by connecting an active switch across the capacitor

6

5.



The phase detector compares the phase and frequency of the incoming signal to that of the output of VCO. If the two signals differ in frequency and/or phase an error voltage V_e is generated. The phase detector produces the sum and difference components $f_s + f_o$ and $f_s - f_o$

6

SCHEME OF VALUATION
(Scoring Indicators)


Revision:
Course Title

Course Code:

Qst No	Scoring Indicator	Split Up score	Total
	<p>at its output. The high frequency component $P_s + P_o$ is removed by the low pass filter and the difference frequency component is amplified and then applied as control voltage V_c to counterbalance the change in frequency of VCO to reduce the frequency difference between P_s and P_o.</p> <p>6.</p>	6	

SCHEME OF VALUATION
(Scoring Indicators)

Revision: Course Title	Course Code:
---------------------------	--------------

Qst No	Scoring Indicator	Split Up score	Total
7ii	<p>Since they rely on switching (i.e. ON-OFF) for its operation efficiencies ranging from 65 to 85 percent are typical compared to 30 to 45 percent for linear supplies.</p> <p>ii) Because of higher switching rate the power transformer, inductor and filter capacitors are much smaller and lighter.</p> <p>iii) It can operate under low ac input voltage. Also since more energy can be stored in input filter capacitors long hold up period is available.</p>	6	
iii a)	<p>Inverting I/P & Non-inverting I/P</p>  <p>1st stage is basically a dual input balanced output Differential amplifier which provides most of the voltage gain</p> <p>II stage is also dual input but unbalanced output Differential amp.</p> <p>Third stage is basically emitter follower</p>	3	
		6	

SCHEME OF VALUATION

(Scoring Indicators)


Revision: Course Title		Course Code:	
Qst No	Scoring Indicator	Split Up score	Total
	<p>which keeps the dc level down to zero.</p> <p>The final stage is basically class-B push-pull complementary symmetry amplifier and increases the current supplying capability of the amplifier</p>		
b.i	Input Offset voltage : Voltage that must be applied between the input terminals to nullify the output		
ii	Input Offset Current : The algebraic difference b/w the currents into the - input and + input -		
iii	Input Bias current : The average of the current entering into the two input terminals.		
iv	Input resistance : The differential input resistance with one of the input terminals grounded.		
v	Input Capacitance : measured similar to the above		
vi	CMRR : Sensitivity to a difference signal as compared to a common mode signal		
vii	Slew rate : Max. rate of change of o/p voltage caused by a step input voltage		
		6	

SCHEME OF VALUATION
(Scoring Indicators)

Revision: Course Title	Course Code:
---------------------------	--------------

Qst No	Scoring Indicator	Split Up score	Total
--------	-------------------	----------------	-------

IV a



$$V_{01} = A_1 V_{11} \quad ; \quad V_{02} = A_2 V_{12}$$

9

The differential o/p voltage of DA, ~~is~~ V_o is given by $V_o = V_{01} - V_{02} = A_1 V_{11} - A_2 V_{12}$ (say)




If $A_1 = A_2 = A$ $V_o = A (V_{11} - V_{12})$

(The ckt can also be drawn with proper biasing using resistors w/o with emitters connected to ground through R_E)

A description of the ckt is necessary.

SCHEME OF VALUATION
(Scoring Indicators)

Revision:		Course Code:	
Course Title			

Qst No	Scoring Indicator	Split Up score	Total
b.	$U_1 = U_i \text{ and } i_1 = 0$ $\frac{U_1}{R} + \frac{U_1 - U_o}{R_f} = 0$ $\Rightarrow \frac{U_o}{U_1} = 1 + \frac{R_f}{R}$ 	6	
	 	6	9
	<p>Voltage at A = $U_o \times \frac{R_2}{R_1 + R_2} = \beta U_o$</p> <p>when $U_i > \beta U_o$ $U_o = -V_{sat}$</p> <p>when $U_i < \beta U_o$ $U_o = +V_{sat}$</p>	3	

SCHEME OF VALUATION
(Scoring Indicators)

Revision:
Course Title

Course Code:

Qst No	Scoring Indicator	Split Up score	Total
b.		6	
	<p>The introduction of R_i and C_f makes the circuit more stable and insensitive to high frequency noise. With increase in frequency the input impedance decreases in a simple differentiator because of reduction in X_{C_i}. Here C_f compensates for this.</p>		
VI a.		6	
	<p>$V_{ref} = \beta U_o$ where $\beta = \frac{R_2}{R_1 + R_2}$ and $U_o = +V_{sat}$ or $-V_{sat}$</p>		

SCHEME OF VALUATION
(Scoring Indicators)

Revision:
Course Title


Course Code:

Qst No	Scoring Indicator	Split Up score	Total
--------	-------------------	----------------	-------

Let initially $V_o = +V_{sat}$ C charges toward $+V_{sat}$ through R. When V_c exceeds $+BV_{sat}$ V_o becomes $-V_{sat}$ Now $V_{ref} = -BV_{sat}$. When V_c exceeds $-BV_{sat}$ the o/p switches back to $+V_{sat}$.

6


b.



3

Cut off frequency = $\frac{1}{2\pi RC}$

$\frac{V_H}{V_L} a$



7

SCHEME OF VALUATION

(Scoring Indicators)

Revision: Course Title		Course Code:	
Qst No	Scoring Indicator	Split Up score	Total
	<p>The timing capacitor C_T is linearly charged or discharged by the constant current source/sink. The amount of current can be controlled by changing the voltage modulating voltage or by changing the timing resistor R_T. Since the source and sink currents are equal capacitor charges and discharges for the same amount of time, giving a triangular voltage waveform across C_T which is available at the o/p as shown. The o/p frequency is given by</p> $f_o = \frac{2(V_{cc} - V_c)}{R_T C_T V_{cc}}$	5	
<p>b) i) As frequency multiplier/divider ii) As frequency translator iii) In AM detection, FM detection etc.</p>		3	
VIII	<p>In the standby state FF holds the transistor Q_1 ON thus clamping the capacitor C to ground and keeping the o/p at ground potential. As the trigger passes through $V_{cc}/3$ the FF is set making Q_1 off thus allowing C to charge through R towards V_{cc}. After a time interval T when the</p>	4	

SCHEME OF VALUATION
(Scoring Indicators)

vision:
urse Title

Course Code:

	Scoring Indicator	Split Up score	Total
t)	Scoring Indicator	Split Up score	Total
		7	
		4	

SCHEME OF VALUATION
(Scoring Indicators)

Revision:
Course Title

Course Code:


Qst No	Scoring Indicator	Split Up score	Total
	<p>capacitor voltage exceeds $\frac{2}{3}V_{cc}$ the upper Comparator resets the FF making Φ_1 again ON, thereby discharging C rapidly.</p> <p><u>ix a)</u> The regulated o/p voltage is fixed as specified by the manufacturer and is available as 78xx/79xx series, with last two digits showing the o/p voltage</p> <p>ii) The unregulated input voltage must be atleast 2V more than the regulated output voltage</p> <p>iii) The IC is usually provided with a heat sink to provide the maximum rated current $I_{o(max)}$</p> <p>iv) The IC has a temperature sensor which turns off the IC when it becomes too hot. The o/p current will drop and remain there until the IC is cooled.</p> <p>b) Figure shows the setup for a $\pm 15/-15V$ dual supply using IC 320 and IC 340. D_1 and D_2 protect the regulator against short circuit at input terminals D_3 and D_4 provides protection against non-synchronous turn-on of two regulators.</p>	3	
		4	

SCHEME OF VALUATION
(Scoring Indicators)

Revision:
Course Title


Course Code:

Qst No	Scoring Indicator	Split Up score	Total
--------	-------------------	----------------	-------



8

12



5

9

The input AC is first converted into unregulated DC which in turn is chopped by the switching elements operating at a rapid rate

SCHEME OF VALUATION
(Scoring Indicators)

Revision:
Course Title

Course Code:

Qst No	Scoring Indicator	Split Up score	Total
	<p>The resultant pulse train is transformer coupled to an output w/w which provides final rectification and smoothing of the dc o/p. Regulation is accomplished by control circuits which vary the duty cycle of the switching elements of the o/p voltage tends to vary</p> <p>b) Opto couplers are used to to provide electrical isolation b/w two parts of a circuit. It generally consists of an LED and photo transistor together coupled together with a dielectric or light pipe encapsulated in a case as shown so that the light from the LED is focused directly on the opening of the photo transistor and no outside light is detected. The input signal is connected to the LED and the o/p signal to the transistor</p>	4	6

