

# SCHEME OF VALUATION (Scoring Indicators)

Revision: 2015

course code: 4043

Course Title: Microcontroller and Interfacing

Qst No.	Scoring Indicator	Split up score	Sub Total	Total
I (1)	<u>PART A</u>			
	Used as temporary storage register Mul and Div instructions one operand is in B reg:	1	2	
	(2) INTO	1	2	
	(3) Timer 1		2	
	(4) Used to control contrast of LCD		2	
(5) To set various Timer operation modes		2		10
II 1	<u>PART B</u>			
	<div style="display: flex; justify-content: space-around; align-items: flex-start;"> <div style="text-align: center;"> <p>FFFF<sub>H</sub></p> <div style="border: 1px solid black; padding: 5px; width: 100px;">Ext program Memory 60K</div> <p>1000<sub>H</sub></p> <div style="border: 1px solid black; padding: 5px; width: 100px;">Internl program Memory 4K</div> <p>0000</p> <p><math>\bar{EA}=1</math></p> </div> <div style="text-align: center;"> <p>FFFF<sub>H</sub></p> <div style="border: 1px solid black; padding: 5px; width: 100px;">Ext program Memory (64KB)</div> <p>0000<sub>H</sub></p> <p><math>\bar{EA}=0</math></p> </div> </div> <p>Code (program) memory max: 64KB                      when <math>\bar{EA}=0</math> it select Ext code memy                      when <math>\bar{EA}=1</math> it select int code                      memory of 4KB remaining                      shared by Ext memory of 60K</p>	3	3	6

II

2

```

TOP: SETB P1.3
     ACALL DELAY
     CLR P1.3
     ACALL DELAY
     SETB P2.3
     ACALL DELAY
     CLR P2.3
     ACALL DELAY
     SJMP TOP
    
```


```

DELAY: MOV R2, #FFH
TOP1:  MOV R3, #FFH
here:  DJNZ R3, here
       DJNZ R2, TOP1
       RET
    
```

6-

6-

3.



3


- $\overline{EA} = 0$  Disable all interrupts
- $\overline{EA} = 1$  Interrupts enabled as per individual enable bits
- ET2 = Enable or disable Timer 2 overflow interrupt
- ES = Enable or disable serial interrupt
- ET1 = Enable or disable Timer 1 overflow interrupt
- EX1 = Enable or disable Ext. interrupt 1.
- ET0 = Enable or disable Timer 0 overflow interrupt
- EX0 = Enable or disable Ext interrupt 0.

3-

6-

II

(4)




3

In 8051 Timer 0 and Timer 1 are controlled separate control circuits  
 Timer 0 by T<sub>0</sub>, TR<sub>0</sub>, Gate, INT<sub>0</sub>  
 Timer 1 by T<sub>1</sub>, TR<sub>1</sub>, Gate, INT<sub>1</sub>

3

- 6 -

(5)




3

- \* Rows are connected at the output of one port
- \* Columns are connected to the input of the port
- \* If no keys are pressed reading the port 1 for all columns.
- \* If rows are grounded a key is pressed, one of the columns have 0
- \* Microcontroller by using scanode identifying the key pressed by using software

3

-6-

6-



-6-

I

- (1) 1- RESET must be active high.
- 2 JC requires 2 machine cycles.  
In this period internal registers initialised  
program counter is cleared.
- 3 Reset does not change content of  
internal RAM
- 4 PC is cleared
- 5 SP is initialised by 07H.
- 6 register bank #0 is selected  
all ports output FFH.

6x1 6 6-


PART C

III

(a) Feature	8031	8032	8051
Onchip ROM	0	0	4K
RAM	128	256	128
Timers	2	3	2
I/O pins	32	32	32
Serial port	1	1	1
Interrupt source	6	6	6
no. of pins	40	40	40

7x2 7 7

(b)



8051 has 8 bit data bus  
16 bit address lines

4K program memory


128 byte data memory

4, parallel port such as P<sub>0</sub>, P<sub>1</sub>, P<sub>2</sub>, P<sub>3</sub>


Timers, Serial Interface, bus controller  
interrupt controller, CPU, osc ckts

IV

(a)



(b)



CY - when carry out from D7 it set of Acc.  
 AC - set when carry D3 to D4 of Acc.  
 FO - User defined general purpose flag.

RSI	RSO	select Bank
0	0	Bank 0
0	1	Bank 1
1	0	Bank 2
1	1	Bank 3

OV - overflow flag bit sets when arithmetic operation carry from D6 ~~to~~ not from D7 or a carry from D7 not from D6 of Acc.  
 P - Parity flag - set for odd parity of Acc.

V (a)

- CJNE A, direct rel
- CJNE A, #data rel
- CJNE Rn, #data rel
- CJNE @Ri, #data rel

CJNE <dest byte>, <source byte>, rel.  
 compare the magnitude of first two operands and branches if their values are not equal.  
 \* 3 byte Instruction

DJNZ <byte>, (rel addr)

Decrement and Jump if not zero.

\*242 byte instruction

DJNZ Rn, rel - 2 byte instruction

DJNZ direct, rel - 3 byte instruction

V (b)

Interrupt	ROM location	Pin
Reset	0000H	9
INT0	0003H	P3.2 (12)
TFO	000BH	
INT1	0013H	P3.3 (13)
TF1	001BH	
RI and TI	0023	


VI (a)

```

MOV DPTR, #4500H.
MOV A, #0x55.
SUBB A, #0x77
JNC NEXT
CPL A.
INC A.
NEXT: MOVX @DPTR, A
      SJMP xxx
    
```

(b)

IP - Interrupt Priority Register



PT2 - Timer 2 interrupt priority level (8052)

PS - Serial port interrupt priority level

PT1 = Timer 1 interrupt priority level

PX1 = Ext interrupt 1 priority level

PT0 - Timer 0 interrupt priority level


PX0 - Ext: interrupt priority level

(of the bit is 0 - lowest priority  
 " " 1 - highest priority)


VII  
(a)

Any two modes of Timer 0 explain

Mode 0



Mode 1



Mode 2 (auto reload) } can also  
Mode 3 (two 8 bit timer) } explain

(b)

$$T = \frac{1}{1\text{KHz}} = 1\text{ms}$$

ie  $0.5\text{ms} + 0.5\text{ms}$

$$\frac{0.5\text{ms}}{1.085\text{ms}} = \frac{500\mu\text{s}}{1085\mu\text{s}} = 461 \text{ cycles}$$

$$\text{Delay to Timer} = 65536 - 461 = 65075$$

$$\begin{array}{r} \text{In Hex} = 16 \overline{) 65075} \\ \underline{4067} \quad 3 \\ \underline{254} \quad 3 \\ \hline \text{F} \quad \text{E} \\ = \text{FE33} \end{array}$$

```

MOV TMOD, #10H
AGAIN: MOV TL1, #33H
      MOV TH1, #FEH
      SETB TRI
BACK:  JNB TFI, BACK
      CLR TRI
      CPL P2.4
      CLR TFI
      SJMP AGAIN

```


-7-

VII  
(a)

Any two modes explain

1. mode 0 - shift register mode
2. mode 1 - 8 bit UART
3. mode 2 - 9 bit UART with fixed Baud rate
4. mode 3 - 9 bit UART with variable baud rate

mode 0




Use half duplex mode. TXD pin used as clock signal. RXD pin used for data reception in one case & RXD pin used for data transmission in another case.

4

mode 1 - standard UART

Here one start bit, 8 data bit and one stop bit.

Totally 10 bit format. Uses Full duplex receiver/transmitter




(b)

```

MOV TMOD, # 20H
MOV TH1, # -3
MOV SCON, # 50H
SETB TR1
AGAIN: MOV A, # "X"
      MOV SBUF, A
HERE:  JNB TI, HERE
      CLR TI
      SJMP AGAIN

```

IX (a)



4


8-

### Normal 4 step sequence

step	A	B	C	D
1	1	0	0	1
2	1	1	0	0
3	0	1	1	0
4	0	0	1	1

↓ Clock wire

↑ anticlockwise



stator winding


Stepper motor made of stator and rotor. stator consist of 4 electromagnets coils which is stationary. Rotor is permanent magnet which rotates. when coil energized by applying current electromagnetic field creates, rotor rotates. coil energised in a particular sequence to rotate.

```

MOV A, #66H
TOP: MOV PI, A
    RRA
    ACALL DELAY
    SJMP TOP
  
```

fig/exp 4+4

Q2




Polarity interchanging using H bridge

If  $S_1$  and  $S_2$  are closed,  $S_3$  and  $S_4$  are open the motor rotate clockwise  
 Otherwise  $S_3$  and  $S_4$  are closed,  $S_1$  and  $S_2$  are open the motor rotate anti clockwise.

-7-

X (a)



- 3 -

DAC convert digital I/P to analog output. The output from micro-controller in digital form by using R/2R ladder method

DAC convert it as  $I_{out}$  in Output

$$I_{out} = I_{ref} \left( \frac{D_7}{2} + \frac{D_6}{4} + \frac{D_5}{8} + \frac{D_4}{16} + \frac{D_3}{32} + \frac{D_2}{64} + \frac{D_1}{128} + \frac{D_0}{256} \right)$$

It is converted to voltage by the op amp Integrator circuit.

- 3 -

Program

org 0

clr A.

up: inc A.  
mov P2, A

cjne A, #0FFH up.

acall DELAY.

Down: dec A.

mov P1, A.

cjne A, #00H down

acall DELAY.

sjump up.

End

2 - 8 -

(b)

water level Indicator

7.