

SCHEME OF VALUATION
(SCORING INDICATORS)

Revision: 2015

Course

DIPLOMA IN ELECTRONICS

Code: TED(15)-6041

Course Title

ADVANCED MICROPROCESSORS

Qn No:	Scoring Indicator	Split up score	Sub total	Total
	<u>PART - A</u>			
I. 1.	It's data bus width as well as size of it's internal data registers is 16.	2		
2.	Code segment	2		
3.	sets carry flag, means after executing STC, carry flag = 1.	2		
4.	Local Descriptor Table (LDT) and Global Descriptor Table (GDT)	1+1	2	
5.	A core is a part of CPU that receives instructions and performs calculations based on those instructions.	2		
	<u>PART - B</u>			
II 1.	Stack segment = 5555 H → segment base address. Stack pointer = 1100 H → offset address. Physical address = 10 × Base address + Offset 1. Left shift the 16 bit address in the segment by 4 bits. 5555 ⇒ 0101 0101 0101 0101 (0000) 2. Add the 16 bit offset address to this shifted base address. ⇒ 1100 ⇒ 0001 0001 0000 0000 Physical address is ; 0101 0101 0101 0101 0000 + 0001 0001 0000 0000 ----- 0101 0110 0110 0101 0000			

5x2=10 Marks

Answer is ⇒ 56650 H

SCHEME OF VALUATION
(SCORING INDICATORS)

Division: 2015

Course

Code: 6041

Course Title

Advanced Microprocessors

Qn No:	Scoring Indicator	Split up score	Sub total	Total																																									
2.	1. SHL dest, count → Shift logical left by 'count' bits 2. SAL dest, count → Shift arithmetic left by 'count' bits 3. SHR dest, count → Shift logical right by 'count' bits 4. SAR dest, count → Shift arithmetic right by 'count' bits 5. RCL dest, count → Rotate through carry left by 'count' bits 6. RCR dest, count → Rotate through carry right by 'count' bits 7. ROL dest, count → Rotate left by 'count' bits 8. ROR dest, count → Rotate right by 'count' bits. 9. SHL BX, 1 → Shift left logical by one position, the word in BX 10. SAL AL, CL → Shift left arithmetic AL, by the count specified in CL (Write any 6 of the above)	1 × 6 = 6	6	6																																									
3.	<table border="1" data-bbox="215 1478 1165 1601"> <tr> <td>D₁₅</td><td>D₁₄</td><td>D₁₃</td><td>D₁₂</td><td>D₁₁</td><td>D₁₀</td><td>D₉</td><td>D₈</td><td>D₇</td><td>D₆</td><td>D₅</td><td>D₄</td><td>D₃</td><td>D₂</td><td>D₁</td><td>D₀</td> </tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>O</td><td>F</td><td>D</td><td>F</td><td>I</td><td>F</td><td>T</td><td>F</td><td>S</td><td>F</td><td>Z</td><td>F</td><td>X</td><td>A</td><td>C</td><td>X</td><td>P</td><td>F</td><td>X</td><td>C</td><td>F</td> </tr> </table> <p>X → Reserved for future use.</p> <p>CF - Carry Flag sets if there is a carry out from the MSB bit during a calculation.</p> <p>ZF - Zero Flag → when the result of an arithmetic or logic operation is zero, the zero flag gets set.</p> <p>PF - Parity Flag → Setting of this flag indicates the presence of even no. of bits in the lower 8 bits of the destination.</p>	D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	X	X	X	X	O	F	D	F	I	F	T	F	S	F	Z	F	X	A	C	X	P	F	X	C	F			
D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀																														
X	X	X	X	O	F	D	F	I	F	T	F	S	F	Z	F	X	A	C	X	P	F	X	C	F																					

**SCHEME OF VALUATION
(SCORING INDICATORS)**

Division: 2015 Course: Code: 6041
 Course Title: Advanced Microprocessors

Qn No:	Scoring Indicator	Split up score	Sub total	Total																	
	<p>Sign Flag - SF - After an arithmetic or logic operation if the result contains a negative number the sign flag is set.</p> <p>ACF - Auxiliary Carry Flag - It is set when there is a carry out from lower nibbles (4 bits).</p> <p>OF - Overflow Flag → Set when there is an overflow into the MSB (8th or 16th bit). (This Flag indicates that the result of a signed number operation is too large, causing the highest order bit to overflow into the sign bit.)</p>																				
	<p>Diagram → 3 explanation → $\frac{1}{2} \times 6 = 3$</p>		6	6																	
4	<p><u>Interrupt Vector table of 8086</u></p> <p>3FC <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>CS</td></tr> <tr><td>IP</td></tr> </table> } INT 255 vector</p> <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>000C</td><td>CS</td><td rowspan="2">} INT 2 vector</td></tr> <tr><td>0008</td><td>IP</td></tr> <tr><td>0004</td><td>CS</td><td rowspan="2">} INT 1 vector</td></tr> <tr><td>0000</td><td>IP</td></tr> <tr><td></td><td>CS</td><td rowspan="2">} INT 0 vector</td></tr> <tr><td></td><td>IP</td></tr> </table>	CS	IP	000C	CS	} INT 2 vector	0008	IP	0004	CS	} INT 1 vector	0000	IP		CS	} INT 0 vector		IP			
CS																					
IP																					
000C	CS	} INT 2 vector																			
0008	IP																				
0004	CS	} INT 1 vector																			
0000	IP																				
	CS	} INT 0 vector																			
	IP																				

8086 has 256 interrupt vectors.
 Each vector is specified by 4 bytes
 $\Rightarrow 256 \times 4 = 1024$ bytes (1K) of memory are allocated to store the interrupt vectors. The 256 vectors are stored in a table called the 'Interrupt Vector table'

SCHEME OF VALUATION
(SCORING INDICATORS)

Revision: 2015

Code: 6041


Course

Course Title


Advanced Microprocessors

Qn No:	Scoring Indicator	Split up score	Sub total	Total
	<p>It is stored in RAM locations from 0000H to 003FFH. The interrupts are numbered from 0 to 255, also called type of interrupt. It multiplies the type number by 4, gets the address of its interrupt vector and loads IP and CS with these new values and starts executing ISR it has located.</p>	Diagrams → 3 expl. → 3	6	6
5.	<ol style="list-style-type: none"> 32 bit microprocessors 32 bit address and 64 bit data bus. Super scalar Architecture Two pipelined integer units and floating point unit, capable of 'less than' 1 clock / instruction Separate code and data caches. 8K code cache, 8K write back data Advanced design features. Branch prediction. 	1 1/2 x 4 = 6	6	6
6.	<p>Single core → A cpu chip with one CPU. microprocessors have been single core since their inception. Multi core → is usually the terms used to describe 2 or more CPUs working together on the same chip.</p>	6	6	6

Single Core



Multicore



Explan
3
+
Diagrams
3

SCHEME OF VALUATION

(SCORING INDICATORS)

Revision: 2015

Course

Code: 6041

Course Title

Advanced MP

Qn No:	Scoring Indicator	Split up score	Sub total	Total
7.	<p>The 80386 can operate in real mode as well as in protected mode. On start up processor is in real mode. In real mode it acts as faster 8086. Speed increases due to increased clock speed and hardware enhancements. In real mode it can use enhanced instructions. It can use 32 bit register and data bus, and so the B.W. is double that of 8086.</p> <p>Main feature of real mode is that it has access to only 1MB of physical memory. Address calculation is done as in 8086. Register available in real mode is all reg's of 8086 + new reg's of 80386 i.e. FS, GS, debug control and test regs.</p>			
III a)	<p align="center">PART C</p> <p align="center">8086 Architecture</p> <p>The diagram illustrates the 8086 architecture, divided into two main units: the Execution Unit (EU) and the Bus Interface Unit (BIU). Execution Unit (EU): Contains 16-bit registers (AX, CX, DX, BX, SP, BP, SI, DI), a 16-bit ALU, and a 16-bit Flags register. It is connected to a 16-bit data bus. Bus Interface Unit (BIU): Contains a 6-byte instruction queue, bus control logic, and a 20-bit address bus. It is connected to an 8-bit data bus and a 20-bit address bus. External Buses: The 8086 has an 8-bit data bus and a 20-bit address bus. The bus control logic manages the flow of data and addresses between the processor and the system bus.</p>	7	7	7

SCHEME OF VALUATION

(SCORING INDICATORS)

Revision: 2015

Course

Code:

6041

Course Title

Advanced MP

Qn No:	Scoring Indicator	Split up score	Sub total	Total																																				
III b)	<p>Pins in maximum mode;</p> <p>31) $\overline{RQ} / \overline{GTO}$ 30) $\overline{RQ} / \overline{GT_1}$ 29) \overline{LOCK} 28) $\overline{S_2}$</p> <p>27) $\overline{S_1}$ (26) $\overline{S_0}$ 25) QS_0 24) QS_1</p> <p>$\overline{RQ} / \overline{GT}$ → Request/grant pins (pins 30,31)</p> <p>It is used in multiprocessor configurations. When one processor is using the bus, another processor may request the bus. The request from other processor is placed on these lines and grant s/l is also placed on these pins. If bus request is placed on both pins, the pin $\overline{RQ_0} / \overline{GT_0}$ gets the priority.</p> <p><u>\overline{LOCK} (pin 29)</u></p> <p>→ o/p s/l from 8086. If this processor wants to prevent any other bus master from accessing the bus, this s/l will be asserted low.</p> <p><u>status signals $\overline{S_2}, \overline{S_1}, \overline{S_0}$ (pins 28,27,26)</u></p> <table border="1"> <thead> <tr> <th>$\overline{S_2}$</th> <th>$\overline{S_1}$</th> <th>$\overline{S_0}$</th> <th>control s/l generated</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Interrupt acknowledge (\overline{INTA})</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>I/O Read (\overline{IORC})</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>I/O Write (\overline{IOWC})</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>HALT</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>Instruction fetch (\overline{MRDC})</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>Memory Read (\overline{MRDC})</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Memory Write (\overline{MWTC})</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Inactive</td> </tr> </tbody> </table> <p>Queue Status pins QS_0, QS_1 (pins 25,24)</p> <p>↳ ip pins to 8086.</p>	$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$	control s/l generated	0	0	0	Interrupt acknowledge (\overline{INTA})	0	0	1	I/O Read (\overline{IORC})	0	1	0	I/O Write (\overline{IOWC})	0	1	1	HALT	1	0	0	Instruction fetch (\overline{MRDC})	1	0	1	Memory Read (\overline{MRDC})	1	1	0	Memory Write (\overline{MWTC})	1	1	1	Inactive	<p>→ 2</p> <p>→ 2</p> <p>→ 2</p> <p>→ 2</p>	8	8
$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$	control s/l generated																																					
0	0	0	Interrupt acknowledge (\overline{INTA})																																					
0	0	1	I/O Read (\overline{IORC})																																					
0	1	0	I/O Write (\overline{IOWC})																																					
0	1	1	HALT																																					
1	0	0	Instruction fetch (\overline{MRDC})																																					
1	0	1	Memory Read (\overline{MRDC})																																					
1	1	0	Memory Write (\overline{MWTC})																																					
1	1	1	Inactive																																					

It is useful when a arithmetic co-processor is used in the s/m. The co-processor can interrogate the 8086 about its queue status, on these lines, and decide its course of action accordingly.

SCHEME OF VALUATION

(SCORING INDICATORS)

Revision: 2015

Course

Code: 6041

Course Title

AMP

Qn No:	Scoring Indicator	Split up score	Sub total	Total																						
	<p>Pointer & Index Registers: SP, BP, SI & DI</p> <p>BP and SP are Base & Stack pointer.</p> <p>SI and DI are index registers labelled as</p> <p>↳ Source Index & Destination Index. They form as address registers in various addressing modes.</p> <p>↳ used as default reg in string instructions</p> <div style="display: flex; justify-content: space-around; align-items: flex-start;"> <table border="1" style="border-collapse: collapse; text-align: center;"> <tr><td>Ax</td><td>AH</td><td>AL</td></tr> <tr><td>Bx</td><td>BH</td><td>BL</td></tr> <tr><td>Cx</td><td>CH</td><td>CL</td></tr> <tr><td>Dx</td><td>DH</td><td>DL</td></tr> </table> <div style="margin-left: 10px;"> <p>Accumulator</p> <p>Base Reg.</p> <p>Count Reg.</p> <p>Data reg.</p> </div> <table border="1" style="border-collapse: collapse; text-align: center;"> <tr><td>SP</td></tr> <tr><td>BP</td></tr> <tr><td>SI</td></tr> <tr><td>DI</td></tr> </table> <table border="1" style="border-collapse: collapse; text-align: center;"> <tr><td>CS</td></tr> <tr><td>DS</td></tr> <tr><td>SS</td></tr> <tr><td>ES</td></tr> </table> <table border="1" style="border-collapse: collapse; text-align: center;"> <tr><td>IP</td></tr> <tr><td>FLAGS</td></tr> </table> </div> <p>IP - Instruction Pointer (16 bit) It contains the address of next instruction to be executed. Logical address for an instruction byte is CS:IP</p> <p>Four Segment Registers: Code seg, Data seg, Stack seg and extra segment</p> <p>CS → segment of memory where code is stored. Code Seg. Reg contains the base address of Code Segment.</p> <p>DS → Data Segment ES → Extra Segment</p> <p>SS → Stack Segment</p> <p align="center"><u>Block diagrams each section</u></p>	Ax	AH	AL	Bx	BH	BL	Cx	CH	CL	Dx	DH	DL	SP	BP	SI	DI	CS	DS	SS	ES	IP	FLAGS	2x4	8	8
Ax	AH	AL																								
Bx	BH	BL																								
Cx	CH	CL																								
Dx	DH	DL																								
SP																										
BP																										
SI																										
DI																										
CS																										
DS																										
SS																										
ES																										
IP																										
FLAGS																										
	<p><u>Flag Register</u>: 16 bit register</p> <p>Conditional Flags available are,</p> <p>CF, ZF, PF, AF, SF, TF, IF, DF, OF</p>																									

SCHEME OF VALUATION

(SCORING INDICATORS)

Revision: 2015

Code: ⁶⁰⁴¹ Advanced MP Course

Course Title

Qn No:	Scoring Indicator	Split up score	Sub total	Total
Va. e.	<p align="center"><u>UNIT - II</u></p> <p>1. MOV dest, src → copy the contents of source to dest.</p> <p>2. LEA reg16, mem → Load the offset of mem to reg16</p> <p>3. XCHG dest, src → Exchange contents of dest & src</p> <p>4. PUSH src → Transfer one word from src to stacktop</p> <p>5. POP dest. → Transfer word at current stacktop to dest.</p> <p>6. LDS reg16, mem → Load to DS & register.</p> <p>7. LES reg16, mem → Load to ES & register.</p> <p>8. LAHF → copy bits of 0-7 of Flag reg into AH</p> <p>9. SAHF → Transfer 0-7 bits of AH into Flags.</p> <p>10. PUSHF → Push Flag Reg onto Stack</p> <p>11. POPF → POP word from Stack into Flags</p> <p>12. XLAT → Replaced the byte in AL with byte (Translate) from a user table addressed by BX</p>	Any 10 → 1x10	10	10
Vb.	<p>Assembler is a software that translates assembly language into machine code on a 1-1 basis.</p> <p>ASSUME - ASSUME directive tells the assembler the names of the logical segment to use as the physical segment.</p> <p>Eg: ASSUME CS : CODE, DS : DATA</p> <p>ENDS : → This assembler informs the assembler about the end of a segment.</p> <p>Eg: ENDS code, ENDS data.</p> <p>DB → Define byte. It implies allocating space for data. DB defines a data byte.</p> <p>DW → DW defines a data word.</p> <p>ENDP → End of a procedure. The PROC directive is used with ENDP to 'bracket' a procedure.</p>	1x5	5	5
				<u>15</u>

Q/N	Scoring Indicators	Split up Score	Sub Total	Total
VIa	<p>Two pins on which interrupts can be received → 1.</p> <p>1) INTR 2) NMI</p> <p><u>NMI</u>: → +ve edge triggered interrupt. This is a non-maskable interrupt. It does not depend on IF flag. } 3</p> <p>It is a Type 2 interrupt. Highest priority interrupt.</p> <p><u>INTR</u>: → non-vectorized interrupt. IF is required to set for an interrupt request on INTR to be honoured } 3</p> <p>(by STI instruction). On being interrupted, the processor goes to an 'INTA' to occur. INTR is a high level triggered interrupt.</p> <p><u>Priority</u></p> <p>1) software interrupts 2) NMI 3) INTR.</p> <p>→ interrupt response steps may be included.</p>		7	
VIb)	<p><u>Interrupt Response of 8086. (ISR)</u></p> <ol style="list-style-type: none"> 1. save the current pgrms. Flag Reg. is pushed onto stack for later retrieval. 2. IF is disabled → for ensuring interrupt routine does not get interrupted by other slls on INTR line. 3. TF is disabled → for ensuring the pgrms does not stop after step by step execution. mainly each 4. CS Register is pushed onto stack 1x8 5. IP " is pushed onto stack. 2x8 ↳ both IP & CS are saved, because the new pgrms will be in a different code segment. 5. Control is transferred to the location in which the 'ISR' is stored. ISR is executed to Last 'IRET' instr. 6. IP & CS is popped off the stack. Thus address of next instruction is back in the required reg's. 8 7. Flag Reg. is popped off the stack → Flag status is restored. 8. Finally instruction execution resumes from where it had been diverted. 		8	<p>7+8</p> <p>=</p> <p><u>15</u></p>

Q/N	Scoring Indicators	Split up Score	Sub Total	Total
-----	--------------------	----------------	-----------	-------

VIIa Paging: Method of writing data to, and reading it from, 2^o storage for use in 1^o storage (main memory). any segment can have number of pages.
Address translation in paged mode Definition →

2

- Logical address from a pgm. is converted into a 'Linear address' by segmentation unit, and given to paging unit. This linear address is translated to a 'physical address'. If paging is activated; a 32bit linear address is composed of;
- 1) A 10 bit field → DIR → points to a page descriptor in a page directory.
 - 2) A 10 bit PAGE field → used as an index into page table determined by page directory
 - 3) A 12 bit offset → points to required byte within page located




Diagram → 5

→ Base address of current page directory → CR3
 A page → is a 4K byte^{unit} of continuous address of physical memory

explanations → 3

10

VIIb 5 features of Pentium-Pro

1. Super pipelining → increases no. of execution steps to 14, from Pentium's 5.
2. Integrated Level 2 cache
3. 32 bit Optimisation
4. Kilder Address bus
5. Creates Multiprocessor

SCHEME OF VALUATION
(SCORING INDICATORS)

Revision: 2015

Code: 6041

Course

Course Title

AMP

Qn No:	Scoring Indicator	Split up score	Sub total	Total
	<p>6. Out of order completion</p> <p>7. Superior Branch prediction unit.</p> <p>8. Register Renaming</p> <p>9. Speculative Execution</p> <p align="right">Write any 5</p>	1x5	5	15
VIII a)	<p>1. Real mode operation.</p> <p>2. Protected virtual addressing mode (PVAM)</p> <p>3. Virtual 8086 mode.</p> <p>1. <u>Real mode</u> : In real mode 386 acts as a faster 8086. speed increases due to high clk speed and hardware enhancements. It can use 32bit reg & databus, also BW is double that of 8086.</p> <p>→ It has access only to 1MB of memory.</p> <p>→ Reg set available in this mode includes all reg. for 8086 + FSRs, debug Reg, control & Test Regs</p> <p>2. <u>PVAM</u> :</p> <p>→ concept of virtual memory.</p> <p>In PVAM mode give brief details on;</p> <p>i) Memory Management unit.</p> <p>→ Address Translation using paging (brief explanation only)</p> <p>ii) Protection</p> <p>iii) Multi tasking iv) Exceptions & Interrupts</p> <p>3. <u>Virtual 8086 mode</u> : This mode divides the computer into multiple address spaces and maintains virtual reg-s for each virtual machine. → entered thru VM bit in EFlags Reg</p>	<p>1</p> <p>3</p> <p>4</p> <p>2</p>	10	

SCHEME OF VALUATION
(Scoring Indicators)

Revision: 2015		Course Code: 6041	
Course Title: A M P		Split up	Sub
Q/N	Scoring Indicators	Score	Total
VIII b	<p>Features of 80386 :</p> <ol style="list-style-type: none"> External, internal data bus 32 bits wide and 32 bit registers. 32 bit address bus . 2^{32} or 4GB addressing capability Scaled addressing mode is available. A set of bit manipulation instruction is available. It can switch from protected mode to real mode without a hardware set also it has 'Paging Mode'. 	1x5	5
IX a	<p><u>Intel Core-2-duo Processor.</u></p> <p align="right">Diagrams 4</p> <ul style="list-style-type: none"> ↳ 64 bit dual core processor. ↳ 2 processor cores work inside a Core 2 Duo in parallel ↳ Dual core processor with shared Level 2 cache. ↳ Execution Disable bit ↳ Partially Intel Virtualization Technology (VT) ↳ Socket M (starting from Santa Rosa Packet P) ↳ 291 Million transistors. <p align="right">Brief explanation of Block diagrams also 3 7</p>		15

SCHEME OF VALUATION

(SCORING INDICATORS)

Revision: 2015

Course

Code: 6041

Course Title

AMP

Qn No:	Scoring Indicator	Split up score	Sub total	Total
IX III b	<p>→ The proximity of multiple CPU cores on the same die allows the 'cache coherency' circuitry to operate at a higher clock rate.</p> <ul style="list-style-type: none"> ↳ multicore CPU designs require less PCB space ↳ Also uses less power than two coupled single core processors. ↳ each core independently implements optimization such as superscalar execution, pipelining and multithreading. ↳ multicore design can make use of proven CPU core library designs and produces a lower design risk product. ↳ Multi core chips allow higher performance at lower energy. (Used in mobile, Laptops etc) <div style="text-align: center;"> <pre> graph TD A[CPU core & L1 cache] --- BackSide[Back Side] --- B[Bus Interface & L2 Caches] C[CPU core & L1 cache] --- FrontSide[Front Side] --- B </pre> </div> <ul style="list-style-type: none"> ↳ Less s/l attenuation (Travel short distance) ↳ Explains Multithreading (Minimum 8 points) 	1x8	8	15
X a.	<p><u>Hyper threading</u> :</p> <ul style="list-style-type: none"> ↳ This is intel's proprietary simultaneous multithreading (SMT) implementation used to improve parallelization of computations performed on X86 µp. ↳ Hyper threading can be properly utilized only with an OS specifically optimized for it. → Multithreading is the ability of an OS to execute different parts of a program, called threads, simultaneously. 	5	5	

SCHEME OF VALUATION

(SCORING INDICATORS)

Revision:

2015

Course

Code:

604

Course Title

A M P

Qn No:	Scoring Indicator	Split up score	Sub total	Total																												
<u>X</u> b.	<p><u>Comparison of Core i3, i5 and i7 processors</u></p> <table border="1"> <thead> <tr> <th>Feature</th> <th>Core i3</th> <th>Core i5</th> <th>Core i7</th> </tr> </thead> <tbody> <tr> <td>No: of cores</td> <td>2</td> <td>4</td> <td>4</td> </tr> <tr> <td>clock speed</td> <td>3.4GHz-4.2GHz</td> <td>2.4-3.8GHz</td> <td>2.9-4.2GHz</td> </tr> <tr> <td>Cache memory</td> <td>3-4MB</td> <td>4-6MB</td> <td>8MB</td> </tr> <tr> <td>HyperThreading</td> <td>Yes</td> <td>No</td> <td>Yes</td> </tr> <tr> <td>Turbo boost</td> <td>No</td> <td>Yes</td> <td>Yes</td> </tr> <tr> <td>K model</td> <td>No</td> <td>Yes</td> <td>Yes</td> </tr> </tbody> </table> <p>Core i5, i7 ^{over} → First Core i3 launched in 2010. use less heat and energy as earlier processors. ↳ <u>i5 processors</u> have ability to work with integrated memory. Turbo Technology that boost up the working speed of computational stms. ↳ It provides 64 bit architecture. ↳ <u>i5 over i3</u> can be explain. ↳ <u>Core i7 processor</u> — Comparatively faster than the old ones. ↳ multitasking. ↳ Dual core technology. ↳ Turbo boost technology & Hyperthreading ↳ <u>i7 over i5</u> also can be mention.</p> <p align="right"> Comparison table → 4 Explanation on i3 → 2 i5 → 2 i7 → 2 </p>	Feature	Core i3	Core i5	Core i7	No: of cores	2	4	4	clock speed	3.4GHz-4.2GHz	2.4-3.8GHz	2.9-4.2GHz	Cache memory	3-4MB	4-6MB	8MB	HyperThreading	Yes	No	Yes	Turbo boost	No	Yes	Yes	K model	No	Yes	Yes			
Feature	Core i3	Core i5	Core i7																													
No: of cores	2	4	4																													
clock speed	3.4GHz-4.2GHz	2.4-3.8GHz	2.9-4.2GHz																													
Cache memory	3-4MB	4-6MB	8MB																													
HyperThreading	Yes	No	Yes																													
Turbo boost	No	Yes	Yes																													
K model	No	Yes	Yes																													
			10	15																												